5秒后页面跳转
74AUP2G34GF-H PDF预览

74AUP2G34GF-H

更新时间: 2024-11-11 13:04:55
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
16页 84K
描述
暂无描述

74AUP2G34GF-H 数据手册

 浏览型号74AUP2G34GF-H的Datasheet PDF文件第2页浏览型号74AUP2G34GF-H的Datasheet PDF文件第3页浏览型号74AUP2G34GF-H的Datasheet PDF文件第4页浏览型号74AUP2G34GF-H的Datasheet PDF文件第5页浏览型号74AUP2G34GF-H的Datasheet PDF文件第6页浏览型号74AUP2G34GF-H的Datasheet PDF文件第7页 
74AUP1G332  
Low-power 3-input OR gate  
Rev. 02 — 29 February 2008  
Product data sheet  
1. General description  
The 74AUP1G332 is a high-performance, low-power, low-voltage, Si-gate CMOS device,  
superior to most advanced CMOS compatible TTL families.  
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
The 74AUP1G332 provides a single 3-input OR gate.  
2. Features  
I Wide supply voltage range from 0.8 V to 3.6 V  
I High noise immunity  
I Complies with JEDEC standards:  
N JESD8-12 (0.8 V to 1.3 V)  
N JESD8-11 (0.9 V to 1.65 V)  
N JESD8-7 (1.2 V to 1.95 V)  
N JESD8-5 (1.8 V to 2.7 V)  
N JESD8-B (2.7 V to 3.6 V)  
I ESD protection:  
N HBM JESD22-A114E Class 3A exceeds 5000 V  
N MM JESD22-A115-A exceeds 200 V  
N CDM JESD22-C101-C exceeds 1000 V  
I Low static power consumption; ICC = 0.9 µA (maximum)  
I Latch-up performance exceeds 100 mA per JESD 78 Class II  
I Inputs accept voltages up to 3.6 V  
I Low noise overshoot and undershoot < 10 % of VCC  
I IOFF circuitry provides partial Power-down mode operation  
I Multiple package options  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74AUP2G34GF-H相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G34GM NXP

获取价格

Low-power dual buffer
74AUP2G34GM NEXPERIA

获取价格

Low-power dual bufferProduction
74AUP2G34GM-G NXP

获取价格

Low-power dual buffer
74AUP2G34GM-H NXP

获取价格

IC,LOGIC GATE,DUAL BUFFER,CMOS,LLCC,6PIN,PLASTIC
74AUP2G34GN NXP

获取价格

AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO6, 0.90 X 1 MM, 0.35 MM HEIGHT, SOT-1115, S
74AUP2G34GN NEXPERIA

获取价格

Low-power dual bufferProduction
74AUP2G34GS NEXPERIA

获取价格

Low-power dual bufferProduction
74AUP2G34GW NXP

获取价格

Low-power dual buffer
74AUP2G34GW NEXPERIA

获取价格

Low-power dual bufferProduction
74AUP2G34GW-G NXP

获取价格

Low-power dual buffer