5秒后页面跳转
74AUP2G157GD PDF预览

74AUP2G157GD

更新时间: 2024-11-11 06:31:51
品牌 Logo 应用领域
恩智浦 - NXP 解复用器逻辑集成电路光电二极管
页数 文件大小 规格书
20页 107K
描述
Low-power 2-input multiplexer

74AUP2G157GD 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:SON
包装说明:VSON, SOLCC8,.11,20针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.32Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-PDSO-N8
JESD-609代码:e4长度:3 mm
负载电容(CL):30 pF逻辑集成电路类型:MULTIPLEXER
最大I(ol):0.0017 A湿度敏感等级:1
功能数量:1输入次数:2
输出次数:1端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC8,.11,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:1.2/3.3 VProp。Delay @ Nom-Sup:22.8 ns
传播延迟(tpd):22.8 ns认证状态:Not Qualified
座面最大高度:0.5 mm子类别:Multiplexer/Demultiplexers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.8 V
标称供电电压 (Vsup):1.1 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:NO LEAD
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:2 mm
Base Number Matches:1

74AUP2G157GD 数据手册

 浏览型号74AUP2G157GD的Datasheet PDF文件第2页浏览型号74AUP2G157GD的Datasheet PDF文件第3页浏览型号74AUP2G157GD的Datasheet PDF文件第4页浏览型号74AUP2G157GD的Datasheet PDF文件第5页浏览型号74AUP2G157GD的Datasheet PDF文件第6页浏览型号74AUP2G157GD的Datasheet PDF文件第7页 
74AUP2G157  
Low-power 2-input multiplexer  
Rev. 03 — 2 July 2008  
Product data sheet  
1. General description  
The 74AUP2G157 is a high-performance, low-power, low-voltage, Si-gate CMOS device,  
superior to most advanced CMOS compatible TTL families.  
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low  
static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
The 74AUP2G157 is a single 2-input multiplexer which select data from two data inputs  
(I0 and I1) under control of a common data select input (S). The state of the common data  
select input determines the particular register from which the data comes. The output  
(Y, Y) presents the selected data in the true (non-inverted) and complement form. The  
enable input (E) is active LOW. When E is HIGH, the output Y is forced LOW and the  
output Y is forced HIGH regardless of all other input conditions.  
2. Features  
I Wide supply voltage range from 0.8 V to 3.6 V  
I High noise immunity  
I Complies with JEDEC standards:  
N JESD8-12 (0.8 V to 1.3 V)  
N JESD8-11 (0.9 V to 1.65 V)  
N JESD8-7 (1.2 V to 1.95 V)  
N JESD8-5 (1.8 V to 2.7 V)  
N JESD8-B (2.7 V to 3.6 V)  
I ESD protection:  
N HBM JESD22-A114E Class 3A exceeds 5000 V  
N MM JESD22-A115-A exceeds 200 V  
N CDM JESD22-C101C exceeds 1000 V  
I Low static power consumption; ICC = 0.9 µA (maximum)  
I Latch-up performance exceeds 100 mA per JESD 78 Class II  
I Inputs accept voltages up to 3.6 V  
I Low noise overshoot and undershoot < 10 % of VCC  
I IOFF circuitry provides partial Power-down mode operation  
I Multiple package options  
I Specified from 40 °C to +85 °C and 40 °C to +125 °C  

与74AUP2G157GD相关器件

型号 品牌 获取价格 描述 数据表
74AUP2G157GD,125 NXP

获取价格

74AUP2G157 - Low-power 2-input multiplexer SON 8-Pin
74AUP2G157GM NXP

获取价格

Low-power 2-input multiplexer
74AUP2G157GM,125 NXP

获取价格

74AUP2G157 - Low-power 2-input multiplexer QFN 8-Pin
74AUP2G157GN NEXPERIA

获取价格

Low-power 2-input multiplexerProduction
74AUP2G157GS NEXPERIA

获取价格

Low-power 2-input multiplexerProduction
74AUP2G157GT NEXPERIA

获取价格

Low-power 2-input multiplexerProduction
74AUP2G157GT NXP

获取价格

Low-power 2-input multiplexer
74AUP2G157GT-G NXP

获取价格

IC AUP/ULP/V SERIES, 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO8, 1 X 1.95 M
74AUP2G16 NEXPERIA

获取价格

Low-power dual buffer
74AUP2G16GF NEXPERIA

获取价格

Low-power dual buffer