Datasheet > 74AUP1G32GS,132

74AUP1G32GS,132

更新时间： 2024-01-28 11:38:18

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
21页	347K
描述
74AUP1G32 - Low-power 2-input OR-gate

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AUP1G32GS,132 技术参数

Source Url Status Check Date：	2013-06-14 00:00:00	是否Rohs认证：	符合
生命周期：	Transferred	包装说明：	1 X 1 MM, 0.35 MM HEIGHT, SOT-1202, SON-6
Reach Compliance Code：	compliant	风险等级：	5.76
Base Number Matches：	1

74AUP1G32GS,132 数据手册

74AUP1G32

NXP Semiconductors

Low-power 2-input OR-gate

7. Functional description

Table 4.

Function table^[1]

Input

Output

[1] H = HIGH voltage level; L = LOW voltage level.

8. Limiting values

Table 5.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol

V_CC

I_IK

Parameter

Conditions

Min

0.5

50

0.5

50

0.5

Max

+4.6

Unit

supply voltage

input clamping current

input voltage

V_I< 0 V

[1]

V_I

+4.6

I_OK

output clamping current

output voltage

V_O< 0 V

V_O

Active mode and Power-down mode

V_O= 0 V to V_CC

+4.6

20

+50

I_O

output current

C

I_CC

supply current

I_GND

T_stg

P_tot

ground current

50

65

storage temperature

total power dissipation

+150

250

[2]

T_amb= 40 C to +125 C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For TSSOP5 packages: above 87.5 C the value of P_totderates linearly with 4.0 mW/K.

For XSON6 and X2SON5 packages: above 118 C the value of P_totderates linearly with 7.8 mW/K.

9. Recommended operating conditions

Table 6.

Symbol

V_CC

Recommended operating conditions

Parameter

Conditions

Min

Max

3.6

Unit

supply voltage

input voltage

output voltage

0.8

V_I

3.6

V_O

Active mode

V_CC

3.6

Power-down mode; V_CC= 0 V

T_amb

ambient temperature

40

+125

200

C

ns/V

t/V

input transition rise and fall rate V_CC= 0.8 V to 3.6 V

74AUP1G32

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7 — 8 July 2013

4 of 21

1 2 345 6 7...21

下载PDF

与74AUP1G32GS,132相关器件

型号	品牌	描述	获取价格	数据表
74AUP1G32GW	NXP	Low-power 2-input OR gate	获取价格
74AUP1G32GW	NEXPERIA	Low-power 2-input OR-gateProduction	获取价格
74AUP1G32GW,125	NXP	74AUP1G32 - Low-power 2-input OR-gate TSSOP 5-Pin	获取价格
74AUP1G32GW/DG,125	NXP	IC AUP/ULP/V SERIES, 2-INPUT OR GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT-353-1,	获取价格
74AUP1G32GW-Q100	NEXPERIA	Low-power 2-input OR-gate	获取价格
74AUP1G32GW-Q100,125	NXP	OR Gate, AUP/ULP/V Series, 1-Func, 2-Input, CMOS, PDSO5	获取价格