5秒后页面跳转
74AUP1G32GS,132 PDF预览

74AUP1G32GS,132

更新时间: 2024-02-21 09:43:14
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
21页 347K
描述
74AUP1G32 - Low-power 2-input OR-gate

74AUP1G32GS,132 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证: 符合
生命周期:Transferred包装说明:1 X 1 MM, 0.35 MM HEIGHT, SOT-1202, SON-6
Reach Compliance Code:compliant风险等级:5.76
Base Number Matches:1

74AUP1G32GS,132 数据手册

 浏览型号74AUP1G32GS,132的Datasheet PDF文件第1页浏览型号74AUP1G32GS,132的Datasheet PDF文件第3页浏览型号74AUP1G32GS,132的Datasheet PDF文件第4页浏览型号74AUP1G32GS,132的Datasheet PDF文件第5页浏览型号74AUP1G32GS,132的Datasheet PDF文件第6页浏览型号74AUP1G32GS,132的Datasheet PDF文件第7页 
74AUP1G32  
NXP Semiconductors  
Low-power 2-input OR-gate  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AUP1G32GW  
74AUP1G32GM  
74AUP1G32GF  
74AUP1G32GN  
74AUP1G32GS  
74AUP1G32GX  
40 C to +125 C  
40 C to +125 C  
40 C to +125 C  
40 C to +125 C  
40 C to +125 C  
40 C to +125 C  
TSSOP5  
plastic thin shrink small outline package; 5 leads;  
body width 1.25 mm  
SOT353-1  
XSON6  
XSON6  
XSON6  
XSON6  
X2SON5  
plastic extremely thin small outline package; no leads; SOT886  
6 terminals; body 1 1.45 0.5 mm  
plastic extremely thin small outline package; no leads; SOT891  
6 terminals; body 1 1 0.5 mm  
extremely thin small outline package; no leads;  
6 terminals; body 0.9 1.0 0.35 mm  
SOT1115  
SOT1202  
SOT1226  
extremely thin small outline package; no leads;  
6 terminals; body 1.0 1.0 0.35 mm  
X2SON5: plastic thermal enhanced extremely thin  
small outline package; no leads; 5 terminals;  
body 0.8 0.8 0.35 mm  
4. Marking  
Table 2.  
Marking  
Type number  
Marking code[1]  
74AUP1G32GW  
74AUP1G32GM  
74AUP1G32GF  
74AUP1G32GN  
74AUP1G32GS  
74AUP1G32GX  
pG  
pG  
pG  
pG  
pG  
pG  
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.  
5. Functional diagram  
B
1
2
1
2
B
A
1  
Y
4
Y
4
A
mna166  
mna165  
mna164  
Fig 1. Logic symbol  
Fig 2. IEC logic symbol  
Fig 3. Logic diagram  
74AUP1G32  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 7 — 8 July 2013  
2 of 21  
 
 
 
 

与74AUP1G32GS,132相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G32GW NXP Low-power 2-input OR gate

获取价格

74AUP1G32GW NEXPERIA Low-power 2-input OR-gateProduction

获取价格

74AUP1G32GW,125 NXP 74AUP1G32 - Low-power 2-input OR-gate TSSOP 5-Pin

获取价格

74AUP1G32GW/DG,125 NXP IC AUP/ULP/V SERIES, 2-INPUT OR GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT-353-1,

获取价格

74AUP1G32GW-Q100 NEXPERIA Low-power 2-input OR-gate

获取价格

74AUP1G32GW-Q100,125 NXP OR Gate, AUP/ULP/V Series, 1-Func, 2-Input, CMOS, PDSO5

获取价格