5秒后页面跳转
74AUP1G07GW PDF预览

74AUP1G07GW

更新时间: 2024-02-03 01:47:05
品牌 Logo 应用领域
恩智浦 - NXP 栅极
页数 文件大小 规格书
16页 84K
描述
Low-power buffer with open-drain output

74AUP1G07GW 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否无铅:不含铅
是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOT包装说明:TSSOP, TSSOP5/6,.08
针数:5Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.17Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.05 mm
负载电容(CL):30 pF逻辑集成电路类型:BUFFER
最大I(ol):0.0017 A湿度敏感等级:1
功能数量:1输入次数:1
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C输出特性:OPEN-DRAIN
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP5/6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:1.2/3.3 VProp。Delay @ Nom-Sup:13 ns
传播延迟(tpd):20.7 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.1 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1G07GW 数据手册

 浏览型号74AUP1G07GW的Datasheet PDF文件第4页浏览型号74AUP1G07GW的Datasheet PDF文件第5页浏览型号74AUP1G07GW的Datasheet PDF文件第6页浏览型号74AUP1G07GW的Datasheet PDF文件第8页浏览型号74AUP1G07GW的Datasheet PDF文件第9页浏览型号74AUP1G07GW的Datasheet PDF文件第10页 
74AUP1G07  
NXP Semiconductors  
Low-power buffer with open-drain output  
Table 7.  
Static characteristics …continued  
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).  
Symbol Parameter  
IOFF additional power-off  
Conditions  
Min  
Typ  
Max  
Unit  
VI or VO = 0 V to 3.6 V;  
-
-
±0.75  
µA  
leakage current  
V
CC = 0 V to 0.2 V  
VI = GND or VCC; IO = 0 A;  
CC = 0.8 V to 3.6 V  
VI = VCC 0.6 V; IO = 0 A; VCC = 3.3 V  
ICC  
supply current  
-
-
-
-
1.4  
75  
µA  
µA  
V
ICC  
additional supply current  
11. Dynamic characteristics  
Table 8.  
Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.  
Symbol Parameter  
Conditions  
25 °C  
40 °C to +125 °C  
Unit  
Min  
Typ[1]  
Max  
Min  
Max  
Max  
(85 °C) (125 °C)  
CL = 5 pF  
[2]  
[2]  
[2]  
tpd  
propagation delay A to Y; see Figure 7  
VCC = 0.8 V  
-
11.6  
4.1  
3.0  
2.7  
2.1  
2.2  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
2.1  
1.6  
1.6  
1.1  
1.4  
7.5  
5.1  
4.0  
3.2  
2.8  
1.7  
1.3  
1.2  
0.9  
1.1  
9.1  
6.1  
5.0  
4.0  
3.3  
10.0  
6.7  
5.5  
4.4  
3.6  
CL = 10 pF  
tpd  
propagation delay A to Y; see Figure 7  
VCC = 0.8 V  
-
14.7  
5.1  
3.8  
3.6  
2.8  
3.1  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
3.0  
2.3  
2.4  
1.7  
2.2  
9.0  
6.1  
4.8  
3.8  
4.2  
2.4  
2.0  
1.8  
1.3  
1.6  
11.2  
7.4  
6.1  
4.8  
4.5  
12.3  
8.1  
6.7  
5.3  
5.0  
CL = 15 pF  
tpd  
propagation delay A to Y; see Figure 7  
VCC = 0.8 V  
-
17.7  
6.1  
4.5  
4.4  
3.4  
4.0  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
3.5  
3.0  
2.8  
2.4  
2.2  
10.4  
6.8  
6.7  
4.5  
5.7  
3.2  
2.6  
2.2  
1.9  
1.9  
13.1  
8.6  
7.8  
5.3  
6.1  
14.5  
9.4  
8.6  
5.8  
6.7  
CL = 30 pF  
74AUP1G07_2  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 02 — 14 June 2007  
7 of 16  

与74AUP1G07GW相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G07GW,125 NXP 74AUP1G07 - Low-power buffer with open-drain output TSSOP 5-Pin

获取价格

74AUP1G07GW-G NXP 暂无描述

获取价格

74AUP1G07GW-Q100 NEXPERIA Low-power buffer with open-drain outputProduction

获取价格

74AUP1G07GX NXP AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO5, 0.80 X 0.80 MM, 0.35 MM HEIGHT, PLASTIC,

获取价格

74AUP1G07GX NEXPERIA Low-power buffer with open-drain outputProduction

获取价格

74AUP1G07GX4 NEXPERIA Low-power buffer with open-drain outputProduction

获取价格