5秒后页面跳转
74AUP1G07 PDF预览

74AUP1G07

更新时间: 2024-02-16 23:28:10
品牌 Logo 应用领域
恩智浦 - NXP 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
16页 84K
描述
Low-power buffer with open-drain output

74AUP1G07 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否无铅:不含铅
是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOT包装说明:TSSOP, TSSOP5/6,.08
针数:5Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.17Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.05 mm
负载电容(CL):30 pF逻辑集成电路类型:BUFFER
最大I(ol):0.0017 A湿度敏感等级:1
功能数量:1输入次数:1
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C输出特性:OPEN-DRAIN
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP5/6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:1.2/3.3 VProp。Delay @ Nom-Sup:13 ns
传播延迟(tpd):20.7 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.1 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1G07 数据手册

 浏览型号74AUP1G07的Datasheet PDF文件第1页浏览型号74AUP1G07的Datasheet PDF文件第3页浏览型号74AUP1G07的Datasheet PDF文件第4页浏览型号74AUP1G07的Datasheet PDF文件第5页浏览型号74AUP1G07的Datasheet PDF文件第6页浏览型号74AUP1G07的Datasheet PDF文件第7页 
74AUP1G07  
NXP Semiconductors  
Low-power buffer with open-drain output  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74AUP1G07GW  
74AUP1G07GM  
74AUP1G07GF  
40 °C to +125 °C  
40 °C to +125 °C  
40 °C to +125 °C  
TSSOP5  
plastic thin shrink small outline package; 5 leads;  
body width 1.25 mm  
SOT353-1  
XSON6  
XSON6  
plastic extremely thin small outline package; no leads; SOT886  
6 terminals; body 1 × 1.45 × 0.5 mm  
plastic extremely thin small outline package; no leads; SOT891  
6 terminals; body 1 × 1 × 0.5 mm  
4. Marking  
Table 2.  
Marking  
Type number  
Marking code  
74AUP1G07GW  
74AUP1G07GM  
74AUP1G07GF  
pS  
pS  
pS  
5. Functional diagram  
Y
A
Y
4
2
2
4
A
A
Y
GND  
mna623  
mna624  
mna625  
Fig 1. Logic symbol  
Fig 2. IEC logic symbol  
Fig 3. Logic diagram  
74AUP1G07_2  
© NXP B.V. 2007. All rights reserved.  
Product data sheet  
Rev. 02 — 14 June 2007  
2 of 16  

与74AUP1G07相关器件

型号 品牌 获取价格 描述 数据表
74AUP1G07_10 NXP

获取价格

Low-power buffer with open-drain output
74AUP1G07_11 NXP

获取价格

Low-power buffer with open-drain output
74AUP1G07FW4-7 DIODES

获取价格

SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT
74AUP1G07FZ4-7 DIODES

获取价格

SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT
74AUP1G07GF NXP

获取价格

Low-power buffer with open-drain output
74AUP1G07GF,132 NXP

获取价格

74AUP1G07 - Low-power buffer with open-drain output SON 6-Pin
74AUP1G07GF/S500 NXP

获取价格

AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO6
74AUP1G07GF/S500,132 NXP

获取价格

Buffer, AUP/ULP/V Series, 1-Func, 1-Input, CMOS, PDSO6
74AUP1G07GM NXP

获取价格

Low-power buffer with open-drain output
74AUP1G07GM NEXPERIA

获取价格

Low-power buffer with open-drain outputProduction