5秒后页面跳转
74AUP1G07GW PDF预览

74AUP1G07GW

更新时间: 2024-11-27 04:00:55
品牌 Logo 应用领域
恩智浦 - NXP 栅极
页数 文件大小 规格书
16页 84K
描述
Low-power buffer with open-drain output

74AUP1G07GW 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否无铅:不含铅
是否Rohs认证:符合生命周期:Transferred
零件包装代码:TSSOT包装说明:TSSOP, TSSOP5/6,.08
针数:5Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.17Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2.05 mm
负载电容(CL):30 pF逻辑集成电路类型:BUFFER
最大I(ol):0.0017 A湿度敏感等级:1
功能数量:1输入次数:1
端子数量:5最高工作温度:125 °C
最低工作温度:-40 °C输出特性:OPEN-DRAIN
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP5/6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:1.2/3.3 VProp。Delay @ Nom-Sup:13 ns
传播延迟(tpd):20.7 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.1 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.25 mmBase Number Matches:1

74AUP1G07GW 数据手册

 浏览型号74AUP1G07GW的Datasheet PDF文件第2页浏览型号74AUP1G07GW的Datasheet PDF文件第3页浏览型号74AUP1G07GW的Datasheet PDF文件第4页浏览型号74AUP1G07GW的Datasheet PDF文件第5页浏览型号74AUP1G07GW的Datasheet PDF文件第6页浏览型号74AUP1G07GW的Datasheet PDF文件第7页 
74AUP1G07  
Low-power buffer with open-drain output  
Rev. 02 — 14 June 2007  
Product data sheet  
1. General description  
The 74AUP1G07 is a high-performance, low-power, low-voltage, Si-gate CMOS device,  
superior to most advanced CMOS compatible TTL families.  
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall  
times across the entire VCC range from 0.8 V to 3.6 V.  
This device ensures a very low static and dynamic power consumption across the entire  
VCC range from 0.8 V to 3.6 V.  
This device is fully specified for partial Power-down applications using IOFF  
.
The IOFF circuitry disables the output, preventing the damaging backflow current through  
the device when it is powered down.  
The 74AUP1G07 provides the single non-inverting buffer with open-drain output. The  
output of the device is an open drain and can be connected to other open-drain outputs to  
implement active-LOW wired-OR or active-HIGH wired-AND functions.  
2. Features  
Wide supply voltage range from 0.8 V to 3.6 V  
High noise immunity  
Complies with JEDEC standards:  
JESD8-12 (0.8 V to 1.3 V)  
JESD8-11 (0.9 V to 1.65 V)  
JESD8-7 (1.2 V to 1.95 V)  
JESD8-5 (1.8 V to 2.7 V)  
JESD8-B (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114E Class 3A exceeds 5000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101C exceeds 1000 V  
Low static power consumption; ICC = 0.9 µA (maximum)  
Latch-up performance exceeds 100 mA per JESD 78 Class II  
Inputs accept voltages up to 3.6 V  
Low noise overshoot and undershoot < 10 % of VCC  
IOFF circuitry provides partial Power-down mode operation  
Multiple package options  
Specified from 40 °C to +85 °C and 40 °C to +125 °C  

74AUP1G07GW 替代型号

型号 品牌 替代类型 描述 数据表
74AUP1G07GW NEXPERIA

功能相似

Low-power buffer with open-drain outputProduction

与74AUP1G07GW相关器件

型号 品牌 获取价格 描述 数据表
74AUP1G07GW,125 NXP

获取价格

74AUP1G07 - Low-power buffer with open-drain output TSSOP 5-Pin
74AUP1G07GW-G NXP

获取价格

暂无描述
74AUP1G07GW-Q100 NEXPERIA

获取价格

Low-power buffer with open-drain outputProduction
74AUP1G07GX NXP

获取价格

AUP/ULP/V SERIES, 1-INPUT NON-INVERT GATE, PDSO5, 0.80 X 0.80 MM, 0.35 MM HEIGHT, PLASTIC,
74AUP1G07GX NEXPERIA

获取价格

Low-power buffer with open-drain outputProduction
74AUP1G07GX4 NEXPERIA

获取价格

Low-power buffer with open-drain outputProduction
74AUP1G07SE DIODES

获取价格

SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT
74AUP1G07SE-7 DIODES

获取价格

SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT
74AUP1G08 NXP

获取价格

Low-power 2-input AND gate
74AUP1G08 DIODES

获取价格

SINGLE 2 INPUT POSITIVE AND GATE