Datasheet > 74ALVCH16652DGG

74ALVCH16652DGG

更新时间： 2024-11-20 11:15:15

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
18页	255K
描述
16-bit transceiver/register with dual enable; 3-stateProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74ALVCH16652DGG 数据手册

74ALVCH16652

16-bit transceiver/register with dual enable; 3-state

Rev. 3 — 12 September 2018

Product data sheet

1. General description

The 74ALVCH16652 consists of 16 non-inverting bus transceiver circuits with 3-state outputs, D-

type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the

data bus or from the internal storage registers.

Data on the ‘A’ or ‘B’, or both buses, will be stored in the internal registers, at the appropriate clock

inputs (nCPAB or nCPBA) regardless of the select inputs (nSAB and nSBA) or output enable

(nOEAB and nOEBA) control inputs.

Depending on the select inputs nSAB and nSBA data can directly go from input to output (real-time

mode) or data can be controlled by the clock (storage mode), when OE inputs permit this operating

mode.

The output enable inputs nOEAB and nOEBA determine the operation mode of the transceiver.

When nOEAB is LOW, no data transmission from nBn to nAn is possible and when nOEBA is

HIGH, no data transmission from nBn to nAn is possible.

When nSAB and nSBA are in the real-time transfer mode, it is also possible to store data without

using the internal D-type flip-flops by simultaneously enabling nOEAB and nOEBA. In this

configuration each output reinforces its input.

Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

2. Features and benefits

•

Wide supply voltage range of 1.2 V to 3.6 V

•

CMOS low power consumption

Direct interface with TTL levels

Current drive ±24 mA at V_CC= 3.0 V.

MULTIBYTE flow-through standard pin-out architecture

Low inductance multiple V_CCand GND pins for minimum noise and ground bounce

All data inputs have bushold

Output drive capability 50 Ω transmission lines at 85 °C

Complies with JEDEC standards:

•

JESD8-5 (2.3 V to 2.7 V)

JESD8B/JESD36 (2.7 V to 3.6 V)

•

ESD protection:

•

HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V

CDM JESD22-C101E exceeds 1000 V

3. Ordering information

Table 1. Ordering information

Type number

Package

Temperature range Name

Description

Version

74ALVCH16652DGG −40 °C to +85 °C

TSSOP56

plastic thin shrink small outline package; 56 leads; SOT364-1

body width 6.1 mm

12 3 4 5 6 7...18

中文翻译

下载PDF

与74ALVCH16652DGG相关器件

型号	品牌	获取价格	描述	数据表
74ALVCH16652DGG,11	NXP	获取价格	74ALVCH16652 - 16-bit transceiver/register with dual enable; 3-state TSSOP 56-Pin
74ALVCH16652DGG:11	NXP	获取价格	74ALVCH16652 - 16-bit transceiver/register with dual enable; 3-state TSSOP 56-Pin
74ALVCH16652DGGS	NXP	获取价格	74ALVCH16652 - 16-bit transceiver/register with dual enable; 3-state TSSOP 56-Pin
74ALVCH16652DGG-T	NXP	获取价格	暂无描述
74ALVCH16652DG-T	NXP	获取价格	暂无描述
74ALVCH16652DL	NXP	获取价格	IC ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/T
74ALVCH16652DL-T	NXP	获取价格	IC ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, Bus Driver/T
74ALVCH16652PV	IDT	获取价格	SSOP-56, Tube
74ALVCH16821	NXP	获取价格	20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State
74ALVCH16821DGG	NXP	获取价格	20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State

与74ALVCH16652DGG相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

22
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

14
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

44
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

43

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVCH16652DGG

74ALVCH16652DGG 数据手册

与74ALVCH16652DGG相关器件

与74ALVCH16652DGG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVCH16652DGG

74ALVCH16652DGG 数据手册

与74ALVCH16652DGG相关器件

与74ALVCH16652DGG相关文章

您还可以找

您在本页遇到什么问题？