5秒后页面跳转
74ALVCH16821DGGRE4 PDF预览

74ALVCH16821DGGRE4

更新时间: 2024-11-09 05:05:51
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
12页 312K
描述
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

74ALVCH16821DGGRE4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:GREEN, PLASTIC, TSSOP-56针数:56
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.24Is Samacsys:N
系列:ALVC/VCX/AJESD-30 代码:R-PDSO-G56
JESD-609代码:e4长度:14 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大频率@ Nom-Sup:150000000 Hz最大I(ol):0.024 A
湿度敏感等级:1位数:10
功能数量:2端口数量:2
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:4.5 ns
传播延迟(tpd):5.8 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:6.1 mmBase Number Matches:1

74ALVCH16821DGGRE4 数据手册

 浏览型号74ALVCH16821DGGRE4的Datasheet PDF文件第2页浏览型号74ALVCH16821DGGRE4的Datasheet PDF文件第3页浏览型号74ALVCH16821DGGRE4的Datasheet PDF文件第4页浏览型号74ALVCH16821DGGRE4的Datasheet PDF文件第5页浏览型号74ALVCH16821DGGRE4的Datasheet PDF文件第6页浏览型号74ALVCH16821DGGRE4的Datasheet PDF文件第7页 
SN74ALVCH16821  
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES037FJULY 1995REVISED SEPTEMBER 2004  
FEATURES  
DGG OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments Widebus™  
Family  
1
1OE  
1Q1  
1Q2  
GND  
1Q3  
1Q4  
1CLK  
1D1  
1D2  
GND  
1D3  
1D4  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
2
3
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
4
5
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
6
7
V
CC  
V
CC  
8
1Q5  
1Q6  
1Q7  
GND  
1Q8  
1Q9  
1Q10  
2Q1  
2Q2  
2Q3  
GND  
2Q4  
2Q5  
2Q6  
1D5  
1D6  
1D7  
GND  
1D8  
1D9  
1D10  
2D1  
2D2  
2D3  
GND  
2D4  
2D5  
2D6  
9
DESCRIPTION/ORDERING INFORMATION  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
This 20-bit bus-interface flip-flop is designed for  
1.65-V to 3.6-V VCC operation.  
The SN74ALVCH16821 can be used as two 10-bit  
flip-flops or one 20-bit flip-flop. The 20 flip-flops are  
edge-triggered D-type flip-flops. On the positive  
transition of the clock (CLK) input, the device  
provides true data at the Q outputs.  
A buffered output-enable (OE) input can be used to  
place the ten outputs in either a normal logic state  
(high or low logic levels) or the high-impedance state.  
In the high-impedance state, the outputs neither load  
nor drive the bus lines significantly. The  
high-impedance state and increased drive provide the  
capability to drive bus lines without need for interface  
or pullup components.  
V
CC  
V
CC  
2Q7  
2Q8  
2D7  
2D8  
GND  
2Q9  
2Q10  
2OE  
GND  
2D9  
2D10  
2CLK  
OE does not affect the internal operation of the  
flip-flops. Old data can be retained or new data can  
be entered while the outputs are in the  
high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors  
with the bus-hold circuitry is not recommended.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74ALVCH16821DL  
TOP-SIDE MARKING  
ALVCH16821  
ALVCH16821  
Tube  
SSOP - DL  
TSSOP - DGG  
-40°C to 85°C  
Tape and reel  
Tape and reel  
SN74ALVCH16821DLR  
SN74ALVCH16821DGGR  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1995–2004, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

74ALVCH16821DGGRE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVCH16721DGGR TI

类似代替

具有三态输出的 3.3V 20 位触发器 | DGG | 56 | -40 to 85
SN74ALVCH162721GR TI

类似代替

3.3-V 20-Bit Flip-Flop With 3-State Outputs 56-TSSOP -40 to 85
SN74ALVCH16821DGGR TI

类似代替

3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

与74ALVCH16821DGGRE4相关器件

型号 品牌 获取价格 描述 数据表
74ALVCH16821DGGRG4 TI

获取价格

3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
74ALVCH16821DGG-T ETC

获取价格

20-Bit D-Type Flip-Flop
74ALVCH16821DL NXP

获取价格

20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State
74ALVCH16821DL,112 NXP

获取价格

74ALVCH16821 - 20-bit bus-interface D-type flip-flop' positive-edge trigger (3-St
74ALVCH16821DL,118 NXP

获取价格

74ALVCH16821 - 20-bit bus-interface D-type flip-flop' positive-edge trigger (3-St
74ALVCH16821DL,512 NXP

获取价格

74ALVCH16821 - 20-bit bus-interface D-type flip-flop' positive-edge trigger (3-St
74ALVCH16821DL,518 NXP

获取价格

74ALVCH16821 - 20-bit bus-interface D-type flip-flop' positive-edge trigger (3-St
74ALVCH16821DLG4 TI

获取价格

3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
74ALVCH16821DLRG4 TI

获取价格

3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
74ALVCH16821DL-T ETC

获取价格

20-Bit D-Type Flip-Flop