Datasheet > 74ALVCH16244/D

74ALVCH16244/D

更新时间： 2024-09-14 23:24:07

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
12页	138K
描述
Low-Voltage 16-Bit Buffer with Bus Hold 1.8/2.5/3.3 V

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74ALVCH16244/D 数据手册

74ALVCH16244

Low-Voltage 16-Bit Buffer

with Bus Hold 1.8/2.5/3.3 V

(3–State, Non–Inverting)

The 74ALVCH16244 is an advanced performance, non–inverting

16–bit buffer. It is designed for very high–speed, very low–power

operation in 1.8 V, 2.5 V or 3.3 V systems.

http://onsemi.com

The 74ALVCH16244 is nibble controlled with each nibble

functioning identically, but independently. The control pins may be

tied together to obtain full 16–bit operation. The 3–state outputs are

controlled by an Output Enable (OEn) input for each nibble. When

OEn is LOW, the outputs are on. When OEn is HIGH, the outputs are

in the high impedance state. The data inputs include active bushold

circuitry, eliminating the need for external pull–up resistors to hold

unused or floating inputs at a valid logic state.

MARKING DIAGRAM

74ALVCH16244DT

AWLYYWW

TSSOP–48

DT SUFFIX

CASE 1201

• Designed for Low Voltage Operation: V = 1.65 – 3.6 V

= Assembly Location

• 3.6 V Tolerant Inputs and Outputs

• High Speed Operation: 3.0 ns max for 3.0 to 3.6 V

3.7 ns max for 2.3 to 2.7 V

WL = Wafer Lot

6.0 ns max for 1.65 to 1.95 V

YY = Year

WW = Work Week

• Static Drive:

±24 mA Drive at 3.0 V

±12 mA Drive at 2.3 V

±4 mA Drive at 1.65 V

• Supports Live Insertion and Withdrawal

ORDERING INFORMATION

• Includes Active Bushold to Hold Unused or Floating Inputs at a Valid

Logic State

Device

Package

Shipping

†

• I

Specification Guarantees High Impedance When V = 0 V

OFF

74ALVCH16244DTR TSSOP 2500/Tape & Reel

• Near Zero Static Supply Current in All Three Logic States (40 mA)

Substantially Reduces System Power Requirements

• Latchup Performance Exceeds ±250 mA @ 125°C

• ESD Performance: Human Body Model >2000V; Machine Model >200V

• Second Source to Industry Standard 74ALVCH16244

†To ensure the outputs activate in the 3–state condition, the output enable pins

should be connected to V through a pull–up resistor. The value of the resistor is

determined by the current sinking capability of the output connected to the OE pin.

Semiconductor Components Industries, LLC, 2002

Publication Order Number:

September, 2002 – Rev. 1

74ALVCH16244/D

12 3 4 5 6 7...12

中文翻译

下载PDF

与74ALVCH16244/D相关器件

型号	品牌	获取价格	描述	数据表
74ALVCH16244BF	IDT	获取价格	3.3V CMOS 32-BIT BUFFER/ DRIVER
74ALVCH16244BFG	IDT	获取价格	3.3V CMOS 32-BIT BUFFER/ DRIVER
74ALVCH16244DGG	NXP	获取价格	2.5V/3.3V 16-bit buffer/line driver 3-State
74ALVCH16244DGG	NEXPERIA	获取价格	2.5 V / 3.3 V 16-bit buffer/line driver; 3-stateProduction
74ALVCH16244DGG,11	NXP	获取价格	74ALVC(H)16244 - 2.5 V / 3.3 V 16-bit buffer/line driver (3-State) TSSOP 48-Pin
74ALVCH16244DGG,118	NXP	获取价格	IC ALVC/VCX/A SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48, 6.10 MM, ROHS COMPLIANT, PLA
74ALVCH16244DGG:11	NXP	获取价格	74ALVC(H)16244 - 2.5 V / 3.3 V 16-bit buffer/line driver (3-State) TSSOP 48-Pin
74ALVCH16244DGG:51	NXP	获取价格	74ALVC(H)16244 - 2.5 V / 3.3 V 16-bit buffer/line driver (3-State) TSSOP 48-Pin
74ALVCH16244DGGRE4	TI	获取价格	16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
74ALVCH16244DGGRG4	TI	获取价格	ALVC/VCX/A SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-48

与74ALVCH16244/D相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

6
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

6
SL74HC10N：高性能三输入与非门解析
2024-09-03

84
AIC1781A 电池充电控制器深度解析
2024-09-03

78

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVCH16244/D

74ALVCH16244/D 数据手册

与74ALVCH16244/D相关器件

与74ALVCH16244/D相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVCH16244/D

74ALVCH16244/D 数据手册

与74ALVCH16244/D相关器件

与74ALVCH16244/D相关文章

您还可以找

您在本页遇到什么问题？