5秒后页面跳转
捷配首页

Datasheet > 74ALVCF322835GX
74ALVCF322835GX PDF预览

74ALVCF322835GX

更新时间： 2024-11-16 23:24:07
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 驱动
页数 文件大小 规格书
8页 164K
描述
BUFFER/DRIVER|DUAL|18-BIT|AVC/ALVC-CMOS|BGA|114PIN|PLASTIC

阅读下载

中文翻译

获取价格

74ALVCF322835GX 数据手册

 浏览型号74ALVCF322835GX的Datasheet PDF文件第2页浏览型号74ALVCF322835GX的Datasheet PDF文件第3页浏览型号74ALVCF322835GX的Datasheet PDF文件第4页浏览型号74ALVCF322835GX的Datasheet PDF文件第5页浏览型号74ALVCF322835GX的Datasheet PDF文件第6页浏览型号74ALVCF322835GX的Datasheet PDF文件第7页 
May 2002  
Revised May 2002  
74ALVCF322835  
Low Voltage 36-Bit Universal Bus Driver  
with 3.6V Tolerant Outputs  
and 26Ω Series Resistors in Outputs  
General Description  
The 74ALVCF322835 low voltage 36-bit universal bus  
driver combines D-type latches and D-type flip-flops to  
allow data flow in transparent, latched and clocked modes.  
Features  
■ Compatible with PC133 DIMM module specifications  
■ 1.65V to 3.6V VCC specifications provided  
■ 3.6V tolerant outputs  
Data flow is controlled by output-enable (OE), latch-enable  
(LE), and clock (CLK) inputs. The device operates in  
Transparent Mode when LE is held HIGH. The device  
operates in clocked mode when LE is LOW and CLK is tog-  
gled. Data transfers from the Inputs (In) to Outputs (On) on  
■ 26Ω series resistors in outputs  
■ tPD (CLK to On)  
3.7 ns max for 3.0V to 3.6V VCC  
4.6 ns max for 2.3V to 2.7V VCC  
7.4 ns max for 1.65V to 1.95V VCC  
a Positive Edge Transition of the Clock. When OE is LOW,  
the output data is enabled. When OE is HIGH the output  
port is in a high impedance state.  
■ Power-down high impedance outputs  
■ Latchup conforms to JEDEC JED78  
■ ESD performance:  
The 74ALVCF322835 is designed with 26Ω series resistors  
in the outputs. This design reduces noise in applications  
such as memory address drivers, clock drivers, and bus  
transceivers/transmitters.  
Human body model > 2000V  
Machine model >200V  
The 74ALVCF322835 is designed for low voltage (1.65V to  
3.6V) VCC applications with I/O capability up to 3.6V.  
The 74ALVCF322835 is fabricated with an advanced  
CMOS technology to achieve high speed operation while  
maintaining low CMOS power dissipation.  
Ordering Code:  
Package  
Order Number  
Package Description  
Number  
74ALVCF322835G  
(Note 1) (Note 2)  
BGA114A  
114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide  
Note 1: Ordering Code “G” indicates Trays.  
Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
© 2002 Fairchild Semiconductor Corporation  
DS500741  
www.fairchildsemi.com  
12345678

中文翻译

下载PDF

与74ALVCF322835GX相关器件

型号 品牌 获取价格 描述 数据表
74ALVCH162240 FAIRCHILD

获取价格

 		Low Voltage 16-Bit Inverting Buffer/Line Driv
74ALVCH162240T FAIRCHILD

获取价格

 		Low Voltage 16-Bit Inverting Buffer/Line Driv
74ALVCH162240TX FAIRCHILD

获取价格

 		Quad 4-Bit Buffer/Driver
74ALVCH162244 NXP

获取价格

 		16-bit buffer/line driver with 30ohm termination resistor 3-State
74ALVCH162244 FAIRCHILD

获取价格

 		Low Voltage 16-Bit Buffer/Line Driver with Bu
74ALVCH162244 RENESAS

获取价格

 		3.3V CMOS 16-Bit Buffer/Driver with 3-State Outputs and Bus-Hold
74ALVCH162244DGG NXP

获取价格

 		16-bit buffer/line driver with 30ohm termination resistor 3-State
74ALVCH162244DGG PHILIPS

获取价格

 		Bus Driver, 4-Func, 4-Bit, True Output, CMOS, PDSO48
74ALVCH162244DGG NEXPERIA

获取价格

 		16-bit buffer/line driver with 30 Ohm termination resistor; 3-stateProduction
74ALVCH162244DGG:1 NXP

获取价格

 		暂无描述

与74ALVCF322835GX相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证