5秒后页面跳转
74ALVCH162240 PDF预览

74ALVCH162240

更新时间: 2024-11-16 22:56:19
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 驱动器
页数 文件大小 规格书
6页 89K
描述
Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold and 26з Series Resistors in Outputs

74ALVCH162240 数据手册

 浏览型号74ALVCH162240的Datasheet PDF文件第2页浏览型号74ALVCH162240的Datasheet PDF文件第3页浏览型号74ALVCH162240的Datasheet PDF文件第4页浏览型号74ALVCH162240的Datasheet PDF文件第5页浏览型号74ALVCH162240的Datasheet PDF文件第6页 
November 2001  
Revised November 2001  
74ALVCH162240  
Low Voltage 16-Bit Inverting Buffer/Line Driver  
with Bushold and 26Series Resistors in Outputs  
General Description  
The ALVCH162240 contains sixteen inverting buffers with  
Features  
1.65V to 3.6V VCC supply operation  
3-STATE outputs to be employed as  
a memory and  
3.6V tolerant control inputs and outputs  
address driver, clock driver, or bus oriented transmitter/  
receiver. The device is nibble (4-bit) controlled. Each nibble  
has separate 3-STATE control inputs which can be shorted  
together for full 16-bit operation.  
Bushold on data inputs eliminating the need for external  
pull-up/pull-down resistors  
26series resistors in outputs  
tPD  
The ALVCH162240 data inputs include active bushold cir-  
cuitry, eliminating the need for external pull-up resistors to  
hold unused or floating data inputs at a valid logic level.  
3.8 ns max for 3.0V to 3.6V VCC  
4.3 ns max for 2.3V to 2.7V VCC  
7.6 ns max for 1.65V to 1.95V VCC  
The 74ALVCH162240 is also designed with 26series  
resistors in the outputs. This design reduces line noise in  
applications such as memory address drivers, clock driv-  
ers, and bus transceivers/transmitters.  
Uses patented noise/EMI reduction circuitry  
Latchup conforms to JEDEC JED78  
ESD performance:  
The 74ALVCH162240 is designed for low voltage (1.65V to  
3.6V) VCC applications with output capability up to 3.6V.  
Human body model > 2000V  
The 74ALVCH162240 is fabricated with an advanced  
CMOS technology to achieve high speed operation while  
maintaining low CMOS power dissipation.  
Machine model > 200V  
Ordering Code:  
Order Number Package Number  
Package Descriptions  
74ALVCH162240T  
MTD48  
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbol  
Pin Descriptions  
Pin Names  
Description  
OEn  
I0I15  
Output Enable Input (Active LOW)  
Bushold Inputs  
O0O15  
Outputs  
© 2001 Fairchild Semiconductor Corporation  
DS500700  
www.fairchildsemi.com  

与74ALVCH162240相关器件

型号 品牌 获取价格 描述 数据表
74ALVCH162240T FAIRCHILD

获取价格

Low Voltage 16-Bit Inverting Buffer/Line Driv
74ALVCH162240TX FAIRCHILD

获取价格

Quad 4-Bit Buffer/Driver
74ALVCH162244 NXP

获取价格

16-bit buffer/line driver with 30ohm termination resistor 3-State
74ALVCH162244 FAIRCHILD

获取价格

Low Voltage 16-Bit Buffer/Line Driver with Bu
74ALVCH162244 RENESAS

获取价格

3.3V CMOS 16-Bit Buffer/Driver with 3-State Outputs and Bus-Hold
74ALVCH162244DGG NXP

获取价格

16-bit buffer/line driver with 30ohm termination resistor 3-State
74ALVCH162244DGG PHILIPS

获取价格

Bus Driver, 4-Func, 4-Bit, True Output, CMOS, PDSO48
74ALVCH162244DGG NEXPERIA

获取价格

16-bit buffer/line driver with 30 Ohm termination resistor; 3-stateProduction
74ALVCH162244DGG:1 NXP

获取价格

暂无描述
74ALVCH162244DGG:5 NXP

获取价格

74ALVCH162244 - 2.5 V / 3.3 V 16-bit buffer/line driver (3-state) TSSOP 48-Pin