5秒后页面跳转
74ALVC16827 PDF预览

74ALVC16827

更新时间: 2024-09-15 22:56:19
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 驱动器
页数 文件大小 规格书
6页 79K
描述
Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

74ALVC16827 数据手册

 浏览型号74ALVC16827的Datasheet PDF文件第2页浏览型号74ALVC16827的Datasheet PDF文件第3页浏览型号74ALVC16827的Datasheet PDF文件第4页浏览型号74ALVC16827的Datasheet PDF文件第5页浏览型号74ALVC16827的Datasheet PDF文件第6页 
November 2001  
Revised November 2001  
74ALVC16827  
Low Voltage 20-Bit Buffer/Line Driver  
with 3.6V Tolerant Inputs and Outputs  
General Description  
The ALVC16827 contains twenty non-inverting buffers with  
Features  
1.65V to 3.6V VCC supply operation  
3-STATE outputs to be employed as  
a memory and  
3.6V tolerant inputs and outputs  
tPD  
address driver, clock driver, or bus oriented transmitter/  
receiver carrying parity. The device is byte controlled. Each  
byte has NOR output enables for maximum control flexibil-  
ity.  
3.0 ns max for 3.0V to 3.6V VCC  
3.5 ns max for 2.3V to 2.7V VCC  
6.0 ns max for 1.65V to 1.95V VCC  
The 74ALVC16827 is designed for low voltage (1.65V to  
3.6V) VCC applications with I/O capability up to 3.6V.  
Power-off high impedance inputs and outputs  
Supports live insertion and withdrawal (Note 1)  
Uses patented noise/EMI reduction circuitry  
Latchup conforms to JEDEC JED78  
ESD performance:  
The 74ALVC16827 is fabricated with an advanced CMOS  
technology to achieve high speed operation while maintain-  
ing low CMOS power dissipation.  
Human body model > 2000V  
Machine model > 200V  
Note 1: To ensure the high-impedance state during power up or power  
down, OE should be tied to VCC through a pull-up resistor; the minimum  
value of the resistor is determined by the current-sourcing capability of the  
driver.  
Ordering Code:  
Order Number  
Package Number  
Package Description  
74ALVC16827MTD  
MTD56  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Devices also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbol  
Pin Descriptions  
Pin Names  
Description  
OEn  
Output Enable Input (Active LOW)  
I0I19  
O0O19  
Inputs  
Outputs  
© 2001 Fairchild Semiconductor Corporation  
DS500697  
www.fairchildsemi.com  

与74ALVC16827相关器件

型号 品牌 获取价格 描述 数据表
74ALVC16827MTD FAIRCHILD

获取价格

Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs
74ALVC16827MTDX FAIRCHILD

获取价格

Dual 10-Bit Buffer/Driver
74ALVC16834A NXP

获取价格

18-bit registered driver with inverted register enable 3-State
74ALVC16834ADGG NXP

获取价格

18-bit registered driver with inverted register enable 3-State
74ALVC16834ADGG PHILIPS

获取价格

Bus Driver, 1-Func, 18-Bit, True Output, CMOS, PDSO56
74ALVC16834ADGG,11 NXP

获取价格

74ALVC16834A - 18-bit registered driver with
74ALVC16834ADGG:11 NXP

获取价格

74ALVC16834A - 18-bit registered driver with
74ALVC16834DGVRE4 TI

获取价格

18-Bit Universal Bus Driver With 3-State Outputs 56-TVSOP -40 to 85
74ALVC16835 FAIRCHILD

获取价格

Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs and Outputs
74ALVC16835A NXP

获取价格

18-bit registered driver 3-State