5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74ALVC16835
74ALVC16835 PDF预览

74ALVC16835

更新时间： 2024-11-05 22:56:19
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器
页数 文件大小 规格书
7页 91K
描述
Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs and Outputs

阅读下载

中文翻译

获取价格

74ALVC16835 数据手册

 浏览型号74ALVC16835的Datasheet PDF文件第2页浏览型号74ALVC16835的Datasheet PDF文件第3页浏览型号74ALVC16835的Datasheet PDF文件第4页浏览型号74ALVC16835的Datasheet PDF文件第5页浏览型号74ALVC16835的Datasheet PDF文件第6页浏览型号74ALVC16835的Datasheet PDF文件第7页 
September 2001  
Revised February 2002  
74ALVC16835  
Low Voltage 18-Bit Universal Bus Driver  
with 3.6V Tolerant Inputs and Outputs  
General Description  
The ALVC16835 low voltage 18-bit universal bus driver  
combines D-type latches and D-type flip-flops to allow data  
flow in transparent, latched and clocked modes.  
Features  
■ Compatible with PC100 DIMM module specifications  
■ 1.65V to 3.6V VCC supply operation  
■ 3.6V tolerant inputs and outputs  
■ tPD (CLK to On)  
Data flow is controlled by output-enable (OE), latch-enable  
(LE), and clock (CLK) inputs. The device operates in  
Transparent Mode when LE is held HIGH. The device  
operates in clocked mode when LE is LOW and CLK is tog-  
gled. Data transfers from the Inputs (In) to Ouputs (On) on a  
4.5 ns max for 3.0V to 3.6V VCC  
5.5 ns max for 2.3V to 2.7V VCC  
9.2 ns max for 1.65V to 1.95V VCC  
Positive Edge Transition of the Clock. When OE is LOW,  
the output data is enabled. When OE is HIGH the output  
port is in a high impedance state.  
■ Power-off high impedance inputs and outputs  
■ Supports live insertion/withdrawal (Note 1)  
■ Latchup conforms to JEDEC JED78  
■ ESD performance:  
The 74ALVC16835 is designed for low voltage (1.65V to  
3.6V) VCC applications with I/O capability up to 3.6V.  
Human body model > 2000V  
The 74ALVC16835 is fabricated with an advanced CMOS  
technology to achieve high speed operation while maintain-  
ing low CMOS power dissipation.  
Machine model >200V  
Note 1: To ensure the high-impedance state during power up or power  
down, OE should be tied to VCC (OE to GND) through a pulldown resistor;  
the minimum value of the resistor is determined by the current sourcing  
capability of the driver.  
Ordering Code:  
Package  
Order Number  
Package Description  
Number  
74ALVC16835MTD  
MTD56  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
© 2002 Fairchild Semiconductor Corporation  
DS500645  
www.fairchildsemi.com  
1234567

中文翻译

下载PDF

与74ALVC16835相关器件

型号 品牌 获取价格 描述 数据表
74ALVC16835A NXP

获取价格

 		18-bit registered driver 3-State
74ALVC16835ADGG NXP

获取价格

 		18-bit registered driver 3-State
74ALVC16835ADGG,11 NXP

获取价格

 		74ALVC16835A - 18-bit registered driver (3‑st
74ALVC16835ADGG:11 NXP

获取价格

 		74ALVC16835A - 18-bit registered driver (3‑st
74ALVC16835ADGG-T NXP

获取价格

 		IC ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP2-56, Bus Driver/T
74ALVC16835APA IDT

获取价格

 		Bus Driver, 1-Func, 18-Bit, True Output, CMOS, PDSO56
74ALVC16835APF IDT

获取价格

 		Bus Driver, 1-Func, 18-Bit, True Output, CMOS, PDSO56
74ALVC16835APV IDT

获取价格

 		Bus Driver, 1-Func, 18-Bit, True Output, CMOS, PDSO56
74ALVC16835DGG NXP

获取价格

 		IC ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP2-56, Bus Driver/T
74ALVC16835DGGRG4 TI

获取价格

 		ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56

与74ALVC16835相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证