5秒后页面跳转
74ALVC16721MTDX PDF预览

74ALVC16721MTDX

更新时间: 2024-11-05 23:24:03
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器
页数 文件大小 规格书
6页 85K
描述
20-Bit D-Type Flip-Flop

74ALVC16721MTDX 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:TSSOP, TSSOP56,.3,20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84系列:ALVC/VCX/A
JESD-30 代码:R-PDSO-G56JESD-609代码:e3
长度:14 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:250000000 Hz
最大I(ol):0.024 A湿度敏感等级:2
位数:20功能数量:1
端口数量:2端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP56,.3,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
Prop。Delay @ Nom-Sup:4 ns传播延迟(tpd):8.8 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:6.1 mm
Base Number Matches:1

74ALVC16721MTDX 数据手册

 浏览型号74ALVC16721MTDX的Datasheet PDF文件第2页浏览型号74ALVC16721MTDX的Datasheet PDF文件第3页浏览型号74ALVC16721MTDX的Datasheet PDF文件第4页浏览型号74ALVC16721MTDX的Datasheet PDF文件第5页浏览型号74ALVC16721MTDX的Datasheet PDF文件第6页 
October 2001  
Revised October 2001  
74ALVC16721  
Low Voltage 20-Bit D-Type Flip-Flops  
with 3.6V Tolerant Inputs and Outputs  
General Description  
The ALVC16721 contains twenty non-inverting D-type  
flip-flops with 3-STATE outputs and is intended for bus ori-  
ented applications.  
Features  
1.8V–3.6V VCC supply operation  
3.6V tolerant inputs and outputs  
tPD (CLK to On)  
The 74ALVC16721 is designed for low voltage (1.65V to  
3.6V) VCC applications with I/O compatibility up to 3.6V.  
4.0 ns max for 3.0V to 3.6V VCC  
4.9 ns max for 2.3V to 2.7V VCC  
8.8 ns max for 1.65V to 1.95V VCC  
The 74ALVC16721 is fabricated with an advanced CMOS  
technology to achieve high speed operation while maintain-  
ing low CMOS power dissipation.  
Power-off high impedance inputs and outputs  
Supports live insertion and withdrawal (Note 1)  
Uses patented noise/EMI reduction circuitry  
Latchup conforms to JEDEC JED78  
ESD performance:  
Human body model > 2000V  
Machine model > 200V  
Note 1: To ensure the high-impedance state during power up or power  
down, OE should be tied to VCC through a pull-up resistor; the minimum  
value of the resistor is determined by the current-sourcing capability of the  
driver.  
Ordering Code:  
Order Number  
Package Number  
Package Description  
74ALVC16721MTD  
MTD56  
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Device also available in Tape and Reel. Specify by appending suffix letter Xto the ordering code.  
Logic Symbol  
Pin Descriptions  
Pin Names  
Description  
OE  
Output Enable Input (Active LOW)  
CLK  
Clock Input  
D0D19  
O0O19  
CE  
Inputs  
Outputs  
Clock Enable Input (Active LOW)  
© 2001 Fairchild Semiconductor Corporation  
DS500691  
www.fairchildsemi.com  

与74ALVC16721MTDX相关器件

型号 品牌 获取价格 描述 数据表
74ALVC16821 FAIRCHILD

获取价格

Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs
74ALVC16821MTD FAIRCHILD

获取价格

Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs
74ALVC16821MTDX FAIRCHILD

获取价格

20-Bit D-Type Flip-Flop
74ALVC16827 FAIRCHILD

获取价格

Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs
74ALVC16827MTD FAIRCHILD

获取价格

Low Voltage 20-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs
74ALVC16827MTDX FAIRCHILD

获取价格

Dual 10-Bit Buffer/Driver
74ALVC16834A NXP

获取价格

18-bit registered driver with inverted register enable 3-State
74ALVC16834ADGG NXP

获取价格

18-bit registered driver with inverted register enable 3-State
74ALVC16834ADGG PHILIPS

获取价格

Bus Driver, 1-Func, 18-Bit, True Output, CMOS, PDSO56
74ALVC16834ADGG,11 NXP

获取价格

74ALVC16834A - 18-bit registered driver with