Datasheet > 74ACT374SJX

74ACT374SJX

更新时间： 2024-11-13 23:24:03

品牌	Logo	应用领域
其他 - ETC		触发器
页数	文件大小	规格书
10页	110K
描述
Octal D-Type Flip-Flop

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74ACT374SJX 数据手册

November 1988

Revised November 1999

74AC374 • 74ACT374

Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

Features

The AC/ACT374 is a high-speed, low-power octal D-type

flip-flop featuring separate D-type inputs for each flip-flop

and 3-STATE outputs for bus-oriented applications. A buff-

ered Clock (CP) and Output Enable (OE) are common to

all flip-flops.

■ I_CCand I_OZreduced by 50%

■ Buffered positive edge-triggered clock

■ 3-STATE outputs for bus-oriented applications

■ Outputs source/sink 24 mA

■ See 273 for reset version

■ See 377 for clock enable version

■ See 373 for transparent latch version

■ See 574 for broadside pinout version

■ See 564 for broadside pinout version with inverted

outputs

■ ACT374 has TTL-compatible inputs

Ordering Code:

Order Number Package Number

Package Description

74AC374SC

74AC374SJ

M20B

M20D

MTC20

N20A

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide

20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

74AC374MTC

74AC374PC

74ACT374SC

74ACT374SJ

74ACT374MSA

74ACT374MTC

74ACT374PC

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide

20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

M20B

M20D

MSA20

MTC20

N20A

20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Connection Diagram

Pin Descriptions

Pin Names

D₀–D₇

Description

Data Inputs

Clock Pulse Input

3-STATE Output Enable Input

3-STATE Outputs

O₀–O₇

FACT is a trademark of Fairchild Semiconductor Corporation.

DS009959

www.fairchildsemi.com

12 3 4 5 6 7...10

中文翻译

下载PDF

与74ACT374SJX相关器件

型号	品牌	获取价格	描述	数据表
74ACT374SJX_NL	STMICROELECTRONICS	获取价格	暂无描述
74ACT374TTR	STMICROELECTRONICS	获取价格	OCTAL D-TYPE FLIP-FLOP WITH 3 STATE OUTPUTS (NON INVERTED)
74ACT377	FAIRCHILD	获取价格	Octal D-Type Flip-Flop with Clock Enable
74ACT377FC	TI	获取价格	ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20
74ACT377FCQR	TI	获取价格	ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20, CERAMIC, FP-20
74ACT377FCXR	FAIRCHILD	获取价格	D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDFP20
74ACT377LC	FAIRCHILD	获取价格	D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CQCC20
74ACT377LCT	FAIRCHILD	获取价格	D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CQCC20
74ACT377LCTR	FAIRCHILD	获取价格	D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CQCC20
74ACT377LCX	FAIRCHILD	获取价格	D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CQCC20

与74ACT374SJX相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

5
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

2
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

29
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

12

产品中心

服务支持

精选活动

关于我们

帮助中心

74ACT374SJX

74ACT374SJX 数据手册

与74ACT374SJX相关器件

与74ACT374SJX相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74ACT374SJX

74ACT374SJX 数据手册

与74ACT374SJX相关器件

与74ACT374SJX相关文章

您还可以找

您在本页遇到什么问题？