5秒后页面跳转
74AC11238DR PDF预览

74AC11238DR

更新时间: 2024-09-17 13:04:51
品牌 Logo 应用领域
德州仪器 - TI 解码器解复用器
页数 文件大小 规格书
9页 116K
描述
暂无描述

74AC11238DR 数据手册

 浏览型号74AC11238DR的Datasheet PDF文件第2页浏览型号74AC11238DR的Datasheet PDF文件第3页浏览型号74AC11238DR的Datasheet PDF文件第4页浏览型号74AC11238DR的Datasheet PDF文件第5页浏览型号74AC11238DR的Datasheet PDF文件第6页浏览型号74AC11238DR的Datasheet PDF文件第7页 
54AC11238, 74AC11238  
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS  
SCAS039A – APRIL 1988 – REVISED APRIL 1993  
54AC11238 . . . J PACKAGE  
74AC11238 . . . D OR N PACKAGE  
Designed Specifically for High-Speed  
Memory Decoders and Data Transmission  
Systems  
(TOP VIEW)  
Noninverting Version of AC11138  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
Y0  
A
Y1  
Y2  
Incorporates 3 Enable Inputs to Simplify  
Cascading and/or Data Reception  
B
Y3  
Flow-Through Architecture Optimizes  
C
V
GND  
Y4  
PCB Layout  
CC  
Center-Pin V  
and GND Configurations  
Minimize High-Speed Switching Noise  
G1  
Y5  
CC  
G2A  
G2B  
Y6  
Y7  
EPIC (Enhanced-Performance Implanted  
CMOS) 1- m Process  
500-mA Typical Latch-Up Immunity  
at 125°C  
54AC11238 . . . FK PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
3
2
1
20 19  
18  
A
Y0  
NC  
Y1  
Y2  
G2A  
17 G2B  
4
5
6
7
8
description  
16  
15  
14  
NC  
Y7  
Y6  
The AC11238 circuit is designed to be  
used in high-performance memory-decoding or  
data-routing applications requiring very short  
propagation delay times. In high-performance  
memory systems, this decoder can be used to  
minimize the effects of system decoding. When  
employed with high-speed memories utilizing a  
fast enable circuit, the delay times of this decoder  
9 10 11 12 13  
NC – No internal connection  
and the enable time of the memory are usually less than the typical access time of the memory. This means that  
the effective system delay introduced by the decoder is negligible.  
The conditions at the binary select inputs and the three enable inputs select one of eight input lines. Two  
active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding.  
A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one  
inverter. An enable input can be used as a data input for demultiplexing applications.  
The 54AC11238 is characterized for operation over the full military temperature range of – 55°C to 125°C. The  
74AC11238 is characterized for operation from – 40°C to 85°C.  
EPIC is a trademark of Texas Instruments Incorporated.  
PRODUCTION DATA information is current as of publication date.  
Copyright 1993, Texas Instruments Incorporated  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily  
include testing of all parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74AC11238DR相关器件

型号 品牌 获取价格 描述 数据表
74AC11238N YAGEO

获取价格

Decoder/Driver, AC Series, True Output, CMOS, PDIP16
74AC11238N ROCHESTER

获取价格

AC SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDIP16, PLASTIC, DIP-20
74AC11238N PHILIPS

获取价格

Decoder/Driver, CMOS, PDIP16,
74AC11238N TI

获取价格

3-Line To 8-Line Decoders/Demultiplexers 16-PDIP -40 to 85
74AC11239 TI

获取价格

DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER
74AC11239 NXP

获取价格

DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER, ACTIVE HIGH
74AC11239D NXP

获取价格

DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER, ACTIVE HIGH
74AC11239D TI

获取价格

DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER
74AC11239D YAGEO

获取价格

Decoder/Driver, AC Series, True Output, CMOS, PDSO16
74AC11239DR TI

获取价格

AC SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO16, PLASTIC, SOIC-16