5秒后页面跳转
72V85L15PAG8 PDF预览

72V85L15PAG8

更新时间: 2024-11-14 01:12:47
品牌 Logo 应用领域
艾迪悌 - IDT 时钟先进先出芯片光电二极管内存集成电路
页数 文件大小 规格书
12页 290K
描述
3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO

72V85L15PAG8 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP56,.3,20针数:56
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.25
最长访问时间:15 ns其他特性:RETRANSMIT
最大时钟频率 (fCLK):40 MHz周期时间:25 ns
JESD-30 代码:R-PDSO-G56JESD-609代码:e3
长度:14 mm内存密度:73728 bit
内存集成电路类型:BI-DIRECTIONAL FIFO内存宽度:9
湿度敏感等级:1功能数量:1
端子数量:56字数:8192 words
字数代码:8000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:8KX9可输出:NO
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP56,.3,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:1.2 mm
最大待机电流:0.005 A子类别:FIFOs
最大压摆率:0.1 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:6.1 mmBase Number Matches:1

72V85L15PAG8 数据手册

 浏览型号72V85L15PAG8的Datasheet PDF文件第2页浏览型号72V85L15PAG8的Datasheet PDF文件第3页浏览型号72V85L15PAG8的Datasheet PDF文件第4页浏览型号72V85L15PAG8的Datasheet PDF文件第5页浏览型号72V85L15PAG8的Datasheet PDF文件第6页浏览型号72V85L15PAG8的Datasheet PDF文件第7页 
IDT72V81  
IDT72V82  
IDT72V83  
IDT72V84  
IDT72V85  
3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO  
DUAL 512 x 9, DUAL 1,024 x 9  
DUAL 2,048 x 9, DUAL 4,096 X 9  
DUAL 8,192 X 9  
FEATURES:  
DESCRIPTION:  
The IDT72V81 is equivalent to two IDT72V01 - 512 x 9 FIFOs  
The IDT72V82 is equivalent to two IDT72V02 - 1,024 x 9 FIFOs  
The IDT72V83 is equivalent to two IDT72V03 - 2,048 x 9 FIFOs  
The IDT72V84 is equivalent to two IDT72V04 - 4,096 x 9 FIFOs  
The IDT72V85 is equivalent to two IDT72V05 - 8,192 x 9 FIFOs  
Low power consumption  
TheIDT72V81/72V82/72V83/72V84/72V85aredual-FIFOmemoriesthat  
loadandemptydataonafirst-in/first-outbasis.Thesedevicesarefunctionaland  
compatibletotwoIDT72V01/72V02/72V03/72V04/72V05FIFOsinasingle  
packagewithallassociatedcontrol,data,andflaglinesassignedtoseparate  
pins. The devices use Full and Empty flags to prevent data overflow and  
underflowandexpansionlogictoallowforunlimitedexpansioncapabilityinboth  
word size and depth.  
— Active: 330 mW (max.)  
— Power-down: 18 mW (max.)  
Ultra high speed—15 ns access time  
Asynchronous and simultaneous read and write  
Offers optimal combination of data capacity, small foot print  
and functional flexibility  
The reads and writes are internally sequential through the use of ring  
pointers,withnoaddressinformationrequiredtoloadandunloaddata. Data  
istoggledinandoutofthedevicesthroughtheuseoftheWrite(W)andRead  
(R) pins.  
The devices utilize a 9-bit wide data array to allow for control and parity  
Ideal for bidirectional, width expansion, depth expansion, bus- bitsattheuser’soption.Thisfeatureis especiallyusefulindatacommunications  
matching, and data sorting applications  
Status Flags: Empty, Half-Full, Full  
Auto-retransmit capability  
High-performance CMOS™ technology  
Space-saving TSSOP package  
Industrial temperature range (–40°C to +85°C) is available  
Green parts available, see ordering information  
applicationswhereitisnecessarytouseaparitybitfortransmission/reception  
errorchecking.ItalsofeaturesaRetransmit(RT)capabilitythatallowsforreset  
of the read pointer to its initial position when RT is pulsed low to allow for  
retransmissionfromthebeginningofdata.AHalf-FullFlagisavailableinthe  
singledevicemodeandwidthexpansionmodes.  
TheseFIFOsarefabricatedusinghigh-speedCMOStechnology.Theyare  
designed for those applications requiring asynchronous and simultaneous  
read/writesinmultiprocessingandratebufferapplications.  
FUNCTIONAL BLOCK DIAGRAM  
DATA INPUTS  
DATA INPUTS  
(DA  
0
-DA  
8)  
RSA  
(DB  
0
-DB  
8)  
RSB  
WB  
WRITE  
CONTROL  
WRITE  
CONTROL  
WA  
RAM  
RAM  
ARRAY A  
512 x 9  
ARRAY A  
512 x 9  
1,024 x 9  
2,048 x 9  
4,096 x 9  
8,192 x 9  
1,024 x 9  
2,048 x 9  
4,096 x 9  
8,192 x 9  
WRITE  
POINTER  
WRITE  
POINTER  
READ  
POINTER  
READ  
POINTER  
THREE-  
STATE  
BUFFERS  
THREE-  
STATE  
BUFFERS  
READ  
CONTROL  
READ  
CONTROL  
RA  
RESET  
LOGIC  
RESET  
LOGIC  
FLAG  
LOGIC  
FLAG  
LOGIC  
EXPANSION  
LOGIC  
EXPANSION  
LOGIC  
XIA  
FFA EFA  
RB  
XIB  
XOA/HFA  
FLA/RTA  
FFB EFB  
FLB/RTB  
DATA  
XOB/HFB  
DATA  
OUTPUTS  
(QB0-QB8)  
OUTPUTS  
3966 drw 01  
(QA -QA8)  
0
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc. TheAsyncFIFOisatrademarkofIntegratedDeviceTechnology,Inc.  
JUNE 2012  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
DSC-3966/5  
©
2012 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  

72V85L15PAG8 替代型号

型号 品牌 替代类型 描述 数据表
72V85L15PAG IDT

完全替代

3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,0
7285L15PAGI IDT

功能相似

CMOS DUAL ASYNCHRONOUS FIFO

与72V85L15PAG8相关器件

型号 品牌 获取价格 描述 数据表
72V85L15PAGI IDT

获取价格

3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,0
72V85L15PAGI8 IDT

获取价格

FIFO
72V85L15PAI IDT

获取价格

FIFO, 16KX9, 15ns, Asynchronous, CMOS, PDSO56
72V85L20PA IDT

获取价格

TSSOP-56, Tube
72V85L20PA8 IDT

获取价格

TSSOP-56, Reel
72V85L20PAG IDT

获取价格

3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,0
72V85L20PAG8 IDT

获取价格

3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO
72V85L20PAGI IDT

获取价格

3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,0
72V85L20PAGI8 IDT

获取价格

3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO
72V85L20PAI IDT

获取价格

FIFO, 16KX9, 20ns, Asynchronous, CMOS, PDSO56