Datasheet > 72V81L15PA8

72V81L15PA8

更新时间： 2024-11-07 09:29:51

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
12页	285K
描述
TSSOP-56, Reel

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

72V81L15PA8 数据手册

IDT72V81

IDT72V82

IDT72V83

IDT72V84

IDT72V85

3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO

DUAL 512 x 9, DUAL 1,024 x 9

DUAL 2,048 x 9, DUAL 4,096 X 9

DUAL 8,192 X 9

FEATURES:

DESCRIPTION:

•

The IDT72V81 is equivalent to two IDT72V01 - 512 x 9 FIFOs

The IDT72V82 is equivalent to two IDT72V02 - 1,024 x 9 FIFOs

The IDT72V83 is equivalent to two IDT72V03 - 2,048 x 9 FIFOs

The IDT72V84 is equivalent to two IDT72V04 - 4,096 x 9 FIFOs

The IDT72V85 is equivalent to two IDT72V05 - 8,192 x 9 FIFOs

Low power consumption

TheIDT72V81/72V82/72V83/72V84/72V85aredual-FIFOmemoriesthat

loadandemptydataonafirst-in/first-outbasis.Thesedevicesarefunctionaland

compatibletotwoIDT72V01/72V02/72V03/72V04/72V05FIFOsinasingle

packagewithallassociatedcontrol,data,andflaglinesassignedtoseparate

pins. The devices use Full and Empty flags to prevent data overflow and

underflowandexpansionlogictoallowforunlimitedexpansioncapabilityinboth

word size and depth.

— Active: 330 mW (max.)

— Power-down: 18 mW (max.)

Ultra high speed—15 ns access time

Asynchronous and simultaneous read and write

Offers optimal combination of data capacity, small foot print

and functional flexibility

The reads and writes are internally sequential through the use of ring

pointers,withnoaddressinformationrequiredtoloadandunloaddata. Data

istoggledinandoutofthedevicesthroughtheuseoftheWrite(W)andRead

(R) pins.

•

The devices utilize a 9-bit wide data array to allow for control and parity

•

Ideal for bidirectional, width expansion, depth expansion, bus- bitsattheuser’soption.Thisfeatureis especiallyusefulindatacommunications

matching, and data sorting applications

Status Flags: Empty, Half-Full, Full

Auto-retransmit capability

High-performance CMOS™ technology

Space-saving TSSOP package

Industrial temperature range (–40°C to +85°C) is available

Green parts available, see ordering information

applicationswhereitisnecessarytouseaparitybitfortransmission/reception

errorchecking.ItalsofeaturesaRetransmit(RT)capabilitythatallowsforreset

of the read pointer to its initial position when RT is pulsed low to allow for

retransmissionfromthebeginningofdata.AHalf-FullFlagisavailableinthe

singledevicemodeandwidthexpansionmodes.

TheseFIFOsarefabricatedusinghigh-speedCMOStechnology.Theyare

designed for those applications requiring asynchronous and simultaneous

read/writesinmultiprocessingandratebufferapplications.

•

FUNCTIONAL BLOCK DIAGRAM

DATA INPUTS

(DA

-DA

RSA

(DB

-DB

RSB

WRITE

CONTROL

WRITE

CONTROL

RAM

ARRAY A

512 x 9

ARRAY A

512 x 9

1,024 x 9

2,048 x 9

4,096 x 9

8,192 x 9

1,024 x 9

2,048 x 9

4,096 x 9

8,192 x 9

WRITE

POINTER

WRITE

POINTER

READ

POINTER

READ

POINTER

THREE-

STATE

BUFFERS

THREE-

STATE

BUFFERS

READ

CONTROL

READ

CONTROL

RESET

LOGIC

RESET

LOGIC

FLAG

LOGIC

FLAG

LOGIC

EXPANSION

LOGIC

EXPANSION

LOGIC

XIA

FFA EFA

XIB

XOA/HFA

FLA/RTA

FFB EFB

FLB/RTB

DATA

XOB/HFB

DATA

OUTPUTS

(QB0-QB8)

OUTPUTS

3966 drw 01

(QA -QA8)

IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc. TheAsyncFIFO™isatrademarkofIntegratedDeviceTechnology,Inc.

JUNE 2012

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

DSC-3966/5

12 3 4 5 6 7...12

中文翻译

下载PDF

与72V81L15PA8相关器件

型号	品牌	获取价格	描述	数据表
72V81L15PAG	IDT	获取价格	3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,0
72V81L15PAG8	IDT	获取价格	3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO
72V81L15PAGI	IDT	获取价格	3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,0
72V81L15PAGI8	IDT	获取价格	FIFO
72V81L15PAI	IDT	获取价格	FIFO, 1KX9, 15ns, Asynchronous, CMOS, PDSO56
72V81L20PA	IDT	获取价格	TSSOP-56, Tube
72V81L20PAG	IDT	获取价格	3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,0
72V81L20PAG8	IDT	获取价格	3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO
72V81L20PAGI	IDT	获取价格	3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,0
72V81L20PAGI8	IDT	获取价格	FIFO, 512X9, 20ns, Asynchronous, CMOS, PDSO56, GREEN, TSSOP-56

与72V81L15PA8相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

72V81L15PA8

72V81L15PA8 数据手册

与72V81L15PA8相关器件

与72V81L15PA8相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72V81L15PA8

72V81L15PA8 数据手册

与72V81L15PA8相关器件

与72V81L15PA8相关文章

您还可以找

您在本页遇到什么问题？