5秒后页面跳转
723631L15PFG PDF预览

723631L15PFG

更新时间: 2024-02-21 11:08:56
品牌 Logo 应用领域
艾迪悌 - IDT 时钟先进先出芯片内存集成电路
页数 文件大小 规格书
20页 347K
描述
CMOS SyncFIFO

723631L15PFG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TQFP
包装说明:LFQFP, QFP120,.63SQ,16针数:120
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.31
最长访问时间:11 ns其他特性:MAIL BOX; RETRANSMIT
最大时钟频率 (fCLK):66.7 MHz周期时间:15 ns
JESD-30 代码:S-PQFP-G120JESD-609代码:e3
长度:14 mm内存密度:18432 bit
内存集成电路类型:OTHER FIFO内存宽度:36
湿度敏感等级:3功能数量:1
端子数量:120字数:512 words
字数代码:512工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:512X36可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP120,.63SQ,16封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:5 V
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:FIFOs最大压摆率:0.0004 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.4 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14 mm
Base Number Matches:1

723631L15PFG 数据手册

 浏览型号723631L15PFG的Datasheet PDF文件第1页浏览型号723631L15PFG的Datasheet PDF文件第3页浏览型号723631L15PFG的Datasheet PDF文件第4页浏览型号723631L15PFG的Datasheet PDF文件第5页浏览型号723631L15PFG的Datasheet PDF文件第6页浏览型号723631L15PFG的Datasheet PDF文件第7页 
IDT723631/723641/723651 CMOS SyncFIFO™  
512 x 36, 1,024 x 36 and 2,048 x 36  
COMMERCIALANDINDUSTRIAL  
TEMPERATURERANGES  
port are arranged to provide a simple interface between microprocessors  
and/or buses with synchronous control.  
DESCRIPTION(CONTINUED)  
devices may be used in parallel to create wider data paths. Expansion is  
also possible in word depth.  
The Input Ready (IR) flag and Almost-Full (AF) flag of the FIFO are  
two-stage synchronized to CLKA. The Output Ready (OR) flag and Al-  
most-Empty (AE) flag of the FIFO are two-stage synchronized to CLKB.  
Offset values for the Almost-Full and Almost-Empty flags of the FIFO can be  
programmed from port A or through a serial input.  
These devices are a clocked FIFO, which means each port employs a  
synchronous interface. All data transfers through a port are gated to the  
LOW-to-HIGH transition of a continuous (free-running) port clock by en-  
able signals. The continuous clocks for each port are independent of one  
another and can be asynchronous or coincident. The enables for each  
PINCONFIGURATION  
A35  
A34  
A33  
A32  
VCC  
A31  
A30  
GND  
A29  
A28  
A27  
A26  
A25  
A24  
A23  
GND  
A22  
VCC  
A21  
A20  
A19  
A18  
GND  
A17  
A16  
A15  
A14  
A13  
VCC  
A12  
1
B35  
B34  
B33  
B32  
GND  
B31  
B30  
B29  
B28  
B27  
B26  
VCC  
B25  
B24  
GND  
B23  
B22  
B21  
B20  
B19  
B18  
GND  
B17  
B16  
VCC  
B15  
B14  
B13  
B12  
GND  
90  
89  
88  
87  
86  
85  
84  
83  
82  
81  
80  
79  
78  
77  
76  
75  
74  
73  
72  
71  
70  
69  
68  
67  
66  
65  
64  
63  
62  
61  
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
3023 drw03  
TQFP (PNG120, ORDER CODE: PF)  
TOP VIEW  
NOTE:  
1. NC – No Connection  
2

与723631L15PFG相关器件

型号 品牌 描述 获取价格 数据表
723631L15PFG8 IDT CMOS SyncFIFO

获取价格

723631L15PFGI IDT FIFO, 512X36, 11ns, Synchronous, CMOS, PQFP120, TQFP-120

获取价格

723631L15PQF9 IDT FIFO, 512X36, 11ns, Synchronous, CMOS, PQFP132, PLASTIC, QFP-132

获取价格

723631L15PQFG IDT FIFO, 512X36, 11ns, Synchronous, CMOS, PQFP132, PLASTIC, QFP-132

获取价格

723631L15PQFGI IDT FIFO, 512X36, 11ns, Synchronous, CMOS, PQFP132, PLASTIC, QFP-132

获取价格

723631L20PF8 IDT TQFP-120, Reel

获取价格