Datasheet > 723632L15PFG

723632L15PFG

更新时间： 2024-01-26 04:28:34

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
24页	188K
描述
CMOS SyncBiFIFO

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

723632L15PFG 数据手册

CMOS SyncBiFIFO^TM

256 x 36 x 2, 512 x 36 x 2,

1,024 x 36 x 2

IDT723622

IDT723632

IDT723642

• Fast access times of 10ns

• Available in space-saving 120-pin Thin Quad Flatpack (TQFP)

• Green parts available

FEATURES:

• Memory storage capacity:

IDT723622

IDT723632

IDT723642

–

256 x 36 x 2

512 x 36 x 2

1,024 x 36 x 2

DESCRIPTION:

• Free-running CLKA and CLKB may be asynchronous or

TheIDT723622/723632/723642areamonolithic,high-speed,low-power,

coincident (simultaneous reading and writing of data on a single CMOS Bidirectional SyncFIFO (clocked) memory which supports clock fre-

clock edge is permitted)

• Two independent clocked FIFOs buffering data in opposite

directions

• Mailbox bypass register for each FIFO

• Programmable Almost-Full and Almost-Empty flags

• Microprocessor Interface Control Logic

• IRA, ORA, AEA, and AFA flags synchronized by CLKA

• IRB, ORB, AEB, and AFB flags synchronized by CLKB

• Supports clock frequencies up to 66.7MHz

quencies up to 66.7MHz and have read access times as fast as 10ns.

Two independent 256/512/1,024 x 36 dual-port SRAM FIFOs on board

each chip buffer data in opposite directions. Communication between

each port may bypass the FIFOs via two 36-bit mailbox registers. Each

mailbox register has a flag to signal when new mail has been stored.

These devices are a synchronous (clocked) FIFO, meaning each port

employsasynchronousinterface.Alldatatransfersthroughaportaregated

totheLOW-to-HIGHtransitionofaportclockbyenablesignals.Theclocksfor

each port are independent of one another and can be asynchronous or

FUNCTIONAL BLOCK DIAGRAM

MBF1

Mail 1

CLKA

Port-A

Control

Logic

CSA

W/RA

ENA

RAM

ARRAY

MBA

256 x 36

512 x 36

1,024 x 36

FIFO1,

Mail1

Reset

Logic

RST1

Write

Pointer

Read

Pointer

Status Flag

Logic

ORB

AEB

IRA

AFA

FIFO 1

Programmable Flag

Offset Registers

B0 - B35

- A35

FIFO 2

ORA

AEA

Status Flag

Logic

IRB

AFB

Read

Pointer

Write

Pointer

FIFO2,

Mail2

Reset

Logic

RST2

RAM

ARRAY

256 x 36

512 x 36

CLKB

CSB

Port-B

Control

Logic

1,024 x 36

W/RB

ENB

MBB

Mail 2

3022 drw 01

MBF2

IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc. SyncBiFIFOisatrademarkofIntegratedDeviceTechnology,Inc.

FEBRUARY2015

COMMERCIAL TEMPERATURE RANGE

DSC-3022/6

12 3 4 5 6 7...24

中文翻译

下载PDF

723632L15PFG 替代型号

型号	品牌	替代类型	描述	数据表
723642L15PFG	IDT	完全替代	CMOS SyncBiFIFO
723651L15PFG	IDT	类似代替	CMOS SyncFIFO

与723632L15PFG相关器件

型号	品牌	获取价格	描述	数据表
723632L15PFG8	IDT	获取价格	CMOS SyncBiFIFO
723632L15PQF	IDT	获取价格	PQFP-132, Tray
723632L15PQFG	IDT	获取价格	Bi-Directional FIFO, 512X36, 10ns, Synchronous, CMOS, PQFP132, PLASTIC, QFP-132
723632L20PF	IDT	获取价格	Bi-Directional FIFO, 1KX36, 13ns, Synchronous, CMOS, PQFP120
723632L20PQF	IDT	获取价格	Bi-Directional FIFO, 1KX36, 13ns, Synchronous, CMOS, PQFP132
723632L30PF	IDT	获取价格	Bi-Directional FIFO, 1KX36, 15ns, Synchronous, CMOS, PQFP120
723633	RENESAS	获取价格	512 x 36 SyncFIFO, 5.0V
723633L12PFG	IDT	获取价格	CMOS BUS-MATCHING SyncFIFO
723633L12PFG8	IDT	获取价格	CMOS BUS-MATCHING SyncFIFO
723633L15PFG	IDT	获取价格	FIFO, 512X36, 10ns, Synchronous, CMOS, PQFP128, GREEN, TQFP-128

与723632L15PFG相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

723632L15PFG

723632L15PFG 数据手册

723632L15PFG 替代型号

与723632L15PFG相关器件

与723632L15PFG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

723632L15PFG

723632L15PFG 数据手册

723632L15PFG 替代型号

与723632L15PFG相关器件

与723632L15PFG相关文章

您还可以找

您在本页遇到什么问题？