Datasheet > 72281L20TFG

72281L20TFG

更新时间： 2024-11-07 01:04:47

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
26页	424K
描述
CMOS SuperSync FIFO

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

72281L20TFG 数据手册

CMOS SuperSync FIFO™

65,536 x 9

131,072 x 9

IDT72281

IDT72291

• Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-

pin Slim Thin Quad Flat Pack (STQFP)

• High-performance submicron CMOS technology

• Industrial temperature range (-40°C to +85°C) is available

FEATURES:

• Choose among the following memory organizations:

IDT72281

IDT72291

65,536 x 9

131,072 x 9

• Pin-compatible with the IDT72261LA/72271LA SuperSync FIFOs

• 10ns read/write cycle time (6.5ns access time)

• Fixed, low first word data latency time

• Auto power down minimizes standby power consumption

• Master Reset clears entire FIFO

• Partial Reset clears data, but retains programmable

settings

• Retransmit operation with fixed, low first word data

latency time

• Empty, Full and Half-Full flags signal FIFO status

• Programmable Almost-Empty and Almost-Full flags, each flag

can default to one of two preselected offsets

• Program partial flags by either serial or parallel means

• Select IDT Standard timing (using EF and FF flags) or First

Word Fall Through timing (using OR and IR flags)

• Output enable puts data outputs into high impedance state

• Easily expandable in depth and width

DESCRIPTION:

TheIDT72281/72291areexceptionallydeep,highspeed,CMOSFirst-In-

First-Out(FIFO)memorieswithclockedreadandwritecontrols. TheseFIFOs

offernumerousimprovementsoverpreviousSuperSyncFIFOs,includingthe

following:

• Thelimitationofthefrequencyofoneclockinputwithrespecttotheotherhas

been removed. The Frequency Select pin (FS) has been removed, thus

it is no longer necessary to select which of the two clock inputs, RCLK or

WCLK, is running at the higher frequency.

• The period required by the retransmit operation is now fixed and short.

• Thefirstworddatalatencyperiod,fromthetimethefirstwordiswrittentoan

emptyFIFOtothetimeitcanberead,isnowfixedandshort. (Thevariable

clock cycle counting delay associated with the latency period found on

previousSuperSyncdeviceshasbeeneliminatedonthisSuperSyncfamily.)

SuperSyncFIFOsareparticularlyappropriatefornetwork,video,telecom-

munications,datacommunicationsandotherapplicationsthatneedtobuffer

largeamountsofdata.

• Independent Read and Write clocks (permit reading and writing

simultaneously)

FUNCTIONALBLOCKDIAGRAM

D0 -D8

WEN

WCLK

SEN

OFFSET REGISTER

INPUT REGISTER

FF/IR

PAF

EF/OR

PAE

FLAG

LOGIC

WRITE CONTROL

LOGIC

FWFT/SI

RAM ARRAY

65,536 x 9

131,072 x 9

WRITE POINTER

READ POINTER

READ

CONTROL

LOGIC

OUTPUT REGISTER

MRS

PRS

RESET

LOGIC

RCLK

REN

Q0 -Q8

4675 drw01

IDT, IDTlogoareregisteredtrademarksofIntegratedDeviceTechnology, Inc. TheSuperSyncFIFOisatrademarkofIntegratedDeviceTechnology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

MARCH 2013

DSC-4675/5

12 3 4 5 6 7...26

中文翻译

下载PDF

与72281L20TFG相关器件

型号	品牌	获取价格	描述	数据表
72281L20TFI	IDT	获取价格	TQFP-64, Tray
72281L20TFI8	IDT	获取价格	TQFP-64, Reel
72281L25TFG	IDT	获取价格	FIFO
7228-45-56	MOLEX	获取价格	Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)
72285	GAMEWELL-FCI	获取价格	Speaker/Strobes
7228-58	MOLEX	获取价格	Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)
7228-59	MOLEX	获取价格	Barrier Strip Terminal Block, 25A, 1 Row(s), 1 Deck(s)
72285L10TFG8	IDT	获取价格	FIFO, 64KX18, 6.5ns, Synchronous, CMOS, PQFP64
72285L15PFI9	IDT	获取价格	FIFO, 64KX18, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64
72285L15TFGI	IDT	获取价格	FIFO, 64KX18, 10ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64

与72281L20TFG相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

72281L20TFG

72281L20TFG 数据手册

与72281L20TFG相关器件

与72281L20TFG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72281L20TFG

72281L20TFG 数据手册

与72281L20TFG相关器件

与72281L20TFG相关文章

您还可以找

您在本页遇到什么问题？