Datasheet > 71V2576S133PF9

71V2576S133PF9

更新时间： 2023-01-02 20:17:43

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
22页	620K
描述
TQFP-100, Tray

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

71V2576S133PF9 数据手册

128K X 36, 256K X 18

IDT71V2576S

IDT71V2578S

IDT71V2576SA

IDT71V2578SA

3.3VSynchronousSRAMs

2.5V I/O, Pipelined Outputs,

Burst Counter, Single Cycle Deselect

Features

Description

◆

128K x 36, 256K x 18 memory configurations

The IDT71V2576/78 are high-speed SRAMs organized as 128K x

36/256Kx18.TheIDT71V2576/78SRAMscontainwrite,data,address

andcontrolregisters. InternallogicallowstheSRAMtogenerateaself-

timedwritebaseduponadecisionwhichcanbeleftuntiltheendofthewrite

cycle.

◆

Supports high system speed:

CommercialandIndustrial:

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO input selects interleaved or linear burst mode

◆

Theburstmodefeatureoffersthehighestlevelofperformancetothe

◆

Self-timedwritecyclewithglobalwritecontrol(GW),bytewrite systemdesigner,astheIDT71V2576/78canprovidefourcyclesofdata

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1 operationisselected(ADV=LOW),thesubsequentthreecyclesofoutput

compliant) datawillbeavailabletotheuseronthenextthreerisingclockedges. The

Packaged in a JEDEC Standard 100-pin plastic thin quad orderofthesethreeaddressesaredefinedbytheinternalburstcounter

flatpack(TQFP),119ballgridarray(BGA)and165finepitchball andthe LBO inputpin.

grid array (fBGA)

forasingleaddress presentedtotheSRAM. Aninternalburstaddress

counteracceptsthefirstcycleaddressfromtheprocessor,initiatingthe

accesssequence.Thefirstcycleofoutputdatawillbepipelinedforone

cycle before it is available on the next rising clock edge. If burst mode

◆

The IDT71V2576/78 SRAMs utilize IDT’s latest high-performance

CMOSprocessandarepackagedinaJEDECstandard14mmx20mm

100-pinthinplasticquadflatpack(TQFP)aswellasa119 ballgridarray

(BGA) and 165 fine pitch ball grid array (fBGA).

PinDescriptionSummary

A0-A17

Address Inputs

Input

Output

Input

I/O

Synchronous

Asynchronous

Synchronous

N/A

Chip Enable

, CS

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

BWE

BW , BW

(1)

, BW

CLK

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Synchronous

ADV

ADSC

ADSP

LBO

TMS

TDI

Synchronous

N/A

TCK

TDO

TRST

Test Clock

Test Data Output

Synchronous

Asynchronous

Synchronous

N/A

JTAG Reset (Optional)

Sleep Mode

I/O

-I/O31, I/OP1-I/OP4

DD, VDDQ

Data Input / Output

Core Power, I/O Power

Ground

Supply

N/A

4876 tbl 01

NOTE:

JUNE 2003

1. BW3 and BW4 are not applicable for the IDT71V2578.

DSC-4876/09

12 3 4 5 6 7...22

中文翻译

下载PDF

与71V2576S133PF9相关器件

型号	品牌	获取价格	描述	数据表
71V2576S133PFGI	IDT	获取价格	TQFP-100, Tray
71V2576S133PFI8	IDT	获取价格	TQFP-100, Reel
71V2576S133PFI9	IDT	获取价格	TQFP-100, Tray
71V2576S150BQ8	IDT	获取价格	CABGA-165, Reel
71V2576S150PF8	IDT	获取价格	TQFP-100, Reel
71V2576S150PF9	IDT	获取价格	TQFP-100, Tray
71V2576S150PFI8	IDT	获取价格	TQFP-100, Reel
71V2576S150PFI9	IDT	获取价格	TQFP-100, Tray
71V2576YS150PFG8	IDT	获取价格	TQFP-100, Reel
71V2576YS150PFI	IDT	获取价格	Cache SRAM, 128KX36, 3.8ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, TQFP-100

与71V2576S133PF9相关文章

2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

2
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

2
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

1
2N7002DW数据手册：参数解读、引脚信息、替代型号推荐
2024-07-02

1

产品中心

服务支持

精选活动

关于我们

帮助中心

71V2576S133PF9

71V2576S133PF9 数据手册

与71V2576S133PF9相关器件

与71V2576S133PF9相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

71V2576S133PF9

71V2576S133PF9 数据手册

与71V2576S133PF9相关器件

与71V2576S133PF9相关文章

您还可以找

您在本页遇到什么问题？