5秒后页面跳转
71V016SA15BFG18 PDF预览

71V016SA15BFG18

更新时间: 2024-11-23 14:40:11
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
9页 135K
描述
Standard SRAM, 64KX16, 15ns, CMOS, PBGA48

71V016SA15BFG18 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:ObsoleteReach Compliance Code:compliant
风险等级:5.84Is Samacsys:N
最长访问时间:15 nsI/O 类型:COMMON
JESD-30 代码:R-PBGA-B48JESD-609代码:e1
内存密度:1048576 bit内存集成电路类型:STANDARD SRAM
内存宽度:16湿度敏感等级:3
端子数量:48字数:65536 words
字数代码:64000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-40 °C
组织:64KX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:FBGA
封装等效代码:BGA48,6X8,30封装形状:RECTANGULAR
封装形式:GRID ARRAY, FINE PITCH并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified最大待机电流:0.005 A
最小待机电流:3 V子类别:SRAMs
最大压摆率:0.08 mA标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:0.75 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
Base Number Matches:1

71V016SA15BFG18 数据手册

 浏览型号71V016SA15BFG18的Datasheet PDF文件第2页浏览型号71V016SA15BFG18的Datasheet PDF文件第3页浏览型号71V016SA15BFG18的Datasheet PDF文件第4页浏览型号71V016SA15BFG18的Datasheet PDF文件第5页浏览型号71V016SA15BFG18的Datasheet PDF文件第6页浏览型号71V016SA15BFG18的Datasheet PDF文件第7页 
3.3V CMOS Static RAM  
for Automotive Applications  
1 Meg (64K x 16-Bit)  
IDT71V016SA  
Features  
Description  
64K x 16 advanced high-speed CMOS Static RAM  
TheIDT71V016isa1,048,576-bithigh-speedStaticRAMorganized  
as64Kx16.ItisfabricatedusingIDT’shigh-perfomance,high-reliability  
CMOStechnology.Thisstate-of-the-arttechnology,combinedwithinno-  
vativecircuitdesigntechniques,providesacost-effectivesolutionforhigh-  
speedmemoryneedsandautomotiveapplications.  
Equal access and cycle times  
Automotive:12/15/20ns  
One Chip Select plus one Output Enable pin  
Bidirectional data inputs and outputs directly  
LVTTL-compatible  
Low power consumption via chip deselect  
Upper and Lower Byte Enable Pins  
Single 3.3V power supply  
The IDT71V016 has an output enable pin which operates as fast  
as 5ns, with address access times as fast as 10ns. All bidirectional  
inputsandoutputsoftheIDT71V016areLVTTL-compatibleandoperation  
isfromasingle3.3Vsupply.Fullystaticasynchronouscircuitryisused,  
requiringnoclocks orrefreshforoperation.  
Available in 44-pin Plastic SOJ, 44-pin TSOP, and  
48-Ball Plastic FBGA packages  
Functional Block Diagram  
Output  
The IDT71V016 is packaged in a JEDEC standard 44-pin Plastic  
SOJ, a 44-pin TSOP Type II, and a 48-ball plastic 7 x 7 mm FBGA.  
OE  
Enable  
Buffer  
Address  
Buffers  
Row / Column  
Decoders  
A0 – A15  
I/O15  
High  
Byte  
I/O  
8
8
Chip  
Enable  
Buffer  
CS  
Buffer  
8
I/O  
Sense  
Amps  
and  
Write  
Drivers  
16  
64K x 16  
Memory  
Array  
Write  
Enable  
Buffer  
WE  
I/O7  
I/O0  
Low  
Byte  
I/O  
8
8
Buffer  
BHE  
BLE  
Byte  
Enable  
Buffers  
6818 drw 01  
DECEMBER 2004  
1
©2004 IntegratedDeviceTechnology,Inc.  
DSC-6818/00  

与71V016SA15BFG18相关器件

型号 品牌 获取价格 描述 数据表
71V016SA15BFG28 IDT

获取价格

Standard SRAM, 64KX16, 15ns, CMOS, PBGA48
71V016SA15BFG38 IDT

获取价格

Standard SRAM, 64KX16, 15ns, CMOS, PBGA48
71V016SA15BFG48 IDT

获取价格

Standard SRAM, 64KX16, 15ns, CMOS, PBGA48
71V016SA15BFG8 IDT

获取价格

3.3V CMOS Static RAM
71V016SA15BFGI IDT

获取价格

3.3V CMOS Static RAM
71V016SA15BFGI8 IDT

获取价格

3.3V CMOS Static RAM
71V016SA15PH IDT

获取价格

Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
71V016SA15PH8 IDT

获取价格

Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
71V016SA15PHG IDT

获取价格

3.3V CMOS Static RAM
71V016SA15PHG8 IDT

获取价格

3.3V CMOS Static RAM