5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> 70V7599S200DR
70V7599S200DR PDF预览

70V7599S200DR

更新时间： 2024-01-17 10:46:03
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
22页 225K
描述
HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

阅读下载

中文翻译

获取价格

70V7599S200DR 数据手册

 浏览型号70V7599S200DR的Datasheet PDF文件第3页浏览型号70V7599S200DR的Datasheet PDF文件第4页浏览型号70V7599S200DR的Datasheet PDF文件第5页浏览型号70V7599S200DR的Datasheet PDF文件第7页浏览型号70V7599S200DR的Datasheet PDF文件第8页浏览型号70V7599S200DR的Datasheet PDF文件第9页 
IDT70V7599S  
High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM  
Industrial and Commercial Temperature Ranges  
Truth Table I—Read/Write and Enable Control(1,2,3,4)  
Byte 3  
I/O27-35  
Byte 2  
I/O18-26  
Byte 1  
I/O9-17  
Byte 0  
I/O0-8  
OE3  
CLK  
↑
CE  
1
R/W  
X
X
X
L
MODE  
CE  
0
BE  
3
BE  
2
BE  
1
BE0  
X
H
X
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
X
X
L
X
X
H
H
H
H
L
X
X
H
H
H
L
X
X
H
H
L
X
X
H
L
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z Deselected–Power Down  
High-Z Deselected–Power Down  
High-Z All Bytes Deselected  
X
↑
X
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
X
↑
X
DIN  
Write to Byte 0 Only  
↑
X
H
H
H
L
L
DIN  
High-Z Write to Byte 1 Only  
High-Z Write to Byte 2 Only  
High-Z Write to Byte 3 Only  
↑
X
H
H
L
L
DIN  
High-Z  
High-Z  
↑
X
H
H
L
L
DIN  
High-Z  
High-Z  
↑
X
H
L
L
High-Z  
DIN  
DIN  
Write to Lower 2 Bytes Only  
↑
X
H
L
H
L
L
DIN  
DIN  
High-Z  
High-Z Write to Upper 2 bytes Only  
↑
X
L
L
L
DIN  
DIN  
DIN  
DIN  
Write to All Bytes  
Read Byte 0 Only  
↑
L
H
H
H
L
H
H
L
H
L
L
H
H
H
H
H
H
H
X
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
High-Z  
DOUT  
↑
L
H
H
H
L
DOUT  
High-Z Read Byte 1 Only  
High-Z Read Byte 2 Only  
High-Z Read Byte 3 Only  
↑
L
H
H
L
DOUT  
High-Z  
High-Z  
↑
L
H
H
L
DOUT  
High-Z  
High-Z  
↑
L
H
L
High-Z  
DOUT  
D
OUT  
Read Lower 2 Bytes Only  
High-Z Read Upper 2 Bytes Only  
Read All Bytes  
High-Z Outputs Disabled  
↑
L
L
H
L
H
L
DOUT  
DOUT  
High-Z  
↑
L
L
DOUT  
DOUT  
DOUT  
DOUT  
↑
H
X
X
X
X
X
High-Z  
High-Z  
High-Z  
5626 tbl 02  
NOTES:  
1. "H" = VIH, "L" = VIL, "X" = Don't Care.  
2. ADS, CNTEN, REPEAT are set as appropriate for address access. Refers to Truth Table II for details.  
3. OE is an asynchronous input signal.  
4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.  
Truth Table II—Address and Address Counter Control(1,2,7)  
Previous  
Address  
Addr  
Used  
(3)  
ADS CNTEN REPEAT(6)  
Address  
CLK  
↑
I/O  
I/O (n) External Address Used  
I/O(n+1) Counter Enabled—Internal Address generation  
I/O(n+1) External Address Blocked—Counter disabled (An + 1 reused)  
DI/O(0) Counter Set to last valid ADS load  
MODE  
(4)  
An  
X
X
An  
An  
L
H
H
X
X
H
H
D
(5)  
An + 1  
An + 1  
An  
L
H
X
D
↑
X
An + 1  
X
H
D
↑
(4)  
X
L
↑
5626 tbl 03  
NOTES:  
1. "H" = VIH, "L" = VIL, "X" = Don't Care.  
2. Read and write operations are controlled by the appropriate setting of R/W, CE0, CE1, BEn and OE.  
3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.  
4. ADS and REPEAT are independent of all other memory control signals including CE0, CE1 and BEn  
5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CE0, CE1, BEn.  
6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded  
via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.  
7. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address  
FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0. Refer  
to Timing Waveform of Counter Repeat, page 18. Care should be taken during operation to avoid having both counters point to the same bank (i.e., ensure BA0L  
- BA5L ≠ BA0R - BA5R), as this condition will invalidate the access for both ports. Please refer to the functional description on page 19 for details.  
6.42  
6
1...3456789...22

中文翻译

下载PDF

与70V7599S200DR相关器件

型号 品牌 获取价格 描述 数据表
70V7599S200DRG IDT

获取价格

 		HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM
70V7599S200DRG8 IDT

获取价格

 		HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM
70V7599S200DRGI IDT

获取价格

 		HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM
70V7599S200DRGI8 IDT

获取价格

 		HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM
70V7599S200DRI IDT

获取价格

 		HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.
70V9079 RENESAS

获取价格

 		32K x 8 Sync, 3.3V Dual-Port RAM, Pipelined/Flow-Through
70V9079L12PF8 IDT

获取价格

 		TQFP-100, Reel
70V9079L12PFG IDT

获取价格

 		Dual-Port SRAM, 32KX8, 12ns, CMOS, PQFP100, 14 X 14 MM, 1.4 MM HEIGHT, GREEN, TQFP-100
70V9079L12PFG8 IDT

获取价格

 		HIGH-SPEED 3.3V 64/32K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM
70V9079L12PFGI IDT

获取价格

 		HIGH-SPEED 3.3V 64/32K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM

与70V7599S200DR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证