70V7599S200DRI

更新时间： 2024-11-05 06:31:23

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
22页	225K
描述
HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

70V7599S200DRI 数据手册

HIGH-SPEED 3.3V 128K x 36

SYNCHRONOUS

BANK-SWITCHABLE

IDT70V7599S

DUAL-PORT STATIC RAM

WITH 3.3V OR 2.5V INTERFACE

Features:

– 1.5ns setup to clock and 0.5ns hold on all control, data, and

address inputs @ 200MHz

– Data input, address, byte enable and control registers

– Self-timedwriteallowsfastcycletime

Separate byte controls for multiplexed bus and bus

matching compatibility

LVTTL- compatible, 3.3V (±150mV) power supply

for core

LVTTL compatible, selectable 3.3V (±150mV) or 2.5V

(±100mV) power supply for I/Os and control signals on

each port

Industrial temperature range (-40°C to +85°C) is

available at 166MHz and 133MHz

Available in a 208-pin Plastic Quad Flatpack (PQFP),

208-pin fine pitch Ball Grid Array (fpBGA), and 256-pin Ball

GridArray(BGA)

◆

128K x 36 Synchronous Bank-Switchable Dual-ported

SRAM Architecture

– 64 independent 2K x 36 banks

– 4 megabits of memory on chip

Bank access controlled via bank address pins

High-speed data access

◆

– Commercial:3.4ns (200MHz)/3.6ns (166MHz)/

4.2ns (133MHz) (max.)

– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)

Selectable Pipelined or Flow-Through output mode

Counter enable and repeat features

Dual chip enables allow for depth expansion without

additional logic

Full synchronous operation on both ports

– 5ns cycle time, 200MHzoperation(14Gbps bandwidth)

– Fast 3.4ns clock to data out

◆

Supports JTAG features compliant with IEEE 1149.1

FunctionalBlockDiagram

PL/FT

OPT

CLK

ADS

CNTEN

REPEAT

R/W

CE0R

CE1R

BE3R

BE2R

BE1R

BE0R

OPT

CLK

ADS

CNTEN

REPEAT

R/W

MUX

CE0L

CE1L

BE3L

BE2L

BE1L

BE0L

CONTROL

LOGIC

CONTROL

LOGIC

2Kx36

MEMORY

ARRAY

(BANK 0)

OEL

OER

MUX

I/O

CONTROL

I/O

CONTROL

I/O0L-35L

I/O0R-35R

2Kx36

MEMORY

ARRAY

10R

(BANK 1)

10L

ADDRESS

DECODE

ADDRESS

DECODE

MUX

BA5R

BA4R

BA3R

BA2R

BA1R

BA0R

BA5L

BA4L

BA3L

BA2L

BA1L

BA0L

BANK

DECODE

BANK

DECODE

MUX

2Kx36

MEMORY

ARRAY

(BANK 63)

NOTE:

MUX

1. The Bank-Switchable dual-port uses a true SRAM

core instead of the traditional dual-port SRAM core.

As a result, it has unique operating characteristics.

Please refer to the functional description on page 19

for details.

5626 drw 01

TMS

TCK

TRST

TDI

TDO

JTAG

JANUARY 2009

DSC 5626/6

12 3 4 5 6 7...22

中文翻译

下载PDF

与70V7599S200DRI相关器件

型号	品牌	获取价格	描述	数据表
70V9079	RENESAS	获取价格	32K x 8 Sync, 3.3V Dual-Port RAM, Pipelined/Flow-Through
70V9079L12PF8	IDT	获取价格	TQFP-100, Reel
70V9079L12PFG	IDT	获取价格	Dual-Port SRAM, 32KX8, 12ns, CMOS, PQFP100, 14 X 14 MM, 1.4 MM HEIGHT, GREEN, TQFP-100
70V9079L12PFG8	IDT	获取价格	HIGH-SPEED 3.3V 64/32K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM
70V9079L12PFGI	IDT	获取价格	HIGH-SPEED 3.3V 64/32K x 8 SYNCHRONOUS DUAL-PORT STATIC RAM
70V9079L12PFGI8	IDT	获取价格	Dual-Port SRAM
70V9079L12PFI	IDT	获取价格	TQFP-100, Tray
70V9079L12PFI8	IDT	获取价格	TQFP-100, Reel
70V9079L15PF	IDT	获取价格	Multi-Port SRAM, 32KX8, 30ns, CMOS, PQFP100
70V9079L15PFG	IDT	获取价格	Dual-Port SRAM, 32KX8, 15ns, CMOS, PQFP100, 14 X 14 MM, 1.4 MM HEIGHT, GREEN, TQFP-100

与70V7599S200DRI相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

10
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

70V7599S200DRI

70V7599S200DRI 数据手册

与70V7599S200DRI相关器件

与70V7599S200DRI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

70V7599S200DRI

70V7599S200DRI 数据手册

与70V7599S200DRI相关器件

与70V7599S200DRI相关文章

您还可以找

您在本页遇到什么问题？