5秒后页面跳转
70V631S15PRFG PDF预览

70V631S15PRFG

更新时间: 2024-09-15 00:37:39
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
23页 198K
描述
HIGH-SPEED 3.3V 256K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM

70V631S15PRFG 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:QFP,Reach Compliance Code:compliant
风险等级:5.47最长访问时间:15 ns
JESD-30 代码:R-PQFP-G128内存密度:4718592 bit
内存集成电路类型:DUAL-PORT SRAM内存宽度:18
功能数量:1端子数量:128
字数:262144 words字数代码:256000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:256KX18
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装形状:RECTANGULAR封装形式:FLATPACK
并行/串行:PARALLEL峰值回流温度(摄氏度):260
最大供电电压 (Vsup):3.45 V最小供电电压 (Vsup):3.15 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子位置:QUAD
处于峰值回流温度下的最长时间:30

70V631S15PRFG 数据手册

 浏览型号70V631S15PRFG的Datasheet PDF文件第2页浏览型号70V631S15PRFG的Datasheet PDF文件第3页浏览型号70V631S15PRFG的Datasheet PDF文件第4页浏览型号70V631S15PRFG的Datasheet PDF文件第5页浏览型号70V631S15PRFG的Datasheet PDF文件第6页浏览型号70V631S15PRFG的Datasheet PDF文件第7页 
HIGH-SPEED 3.3V 256K x 18  
ASYNCHRONOUS DUAL-PORT  
STATIC RAM  
IDT70V631S  
Š
Features  
True Dual-Port memory cells which allow simultaneous  
access of the same memory location  
High-speed access  
Fully asynchronous operation from either port  
Separate byte controls for multiplexed bus and bus  
matching compatibility  
Supports JTAG features compliant to IEEE 1149.1  
– Due to limited pin count, JTAG is not supported on the  
128-pin TQFP package.  
LVTTL-compatible, single 3.3V (±150mV) power supply for  
core  
LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV)  
power supply for I/Os and control signals on each port  
Available in a 128-pin Thin Quad Flatpack, 208-ball fine  
pitch Ball Grid Array, and 256-ball Ball Grid Array  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
– Commercial:10/12/15ns(max.)  
– Industrial: 12ns (max.)  
Dual chip enables allow for depth expansion without  
external logic  
IDT70V631 easily expands data bus width to 36 bits or  
more using the Master/Slave select when cascading more  
than one device  
M/S = VIH for BUSY output flag on Master,  
M/S = VIL for BUSY input on Slave  
Busy and Interrupt Flags  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Green parts available, see ordering information  
Functional Block Diagram  
UBL  
UB  
R
LBL  
LB  
R
R/  
WL  
R/WR  
B
E
0
L
B
E
1
L
B
E
1
B
E
0
CE0L  
CE0R  
R
R
CE1L  
CE1R  
OEL  
OER  
Dout0-8_L  
Dout0-8_R  
Dout9-17_L  
Dout9-17_R  
256K x 18  
MEMORY  
ARRAY  
Din_L  
I/O0L- I/O17L  
Din_R  
I/O0R - I/O17R  
A
17R  
0R  
Address  
Decoder  
Address  
Decoder  
A
17L  
0L  
ADDR_L  
ADDR_R  
A
A
OE  
L
OER  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE0R  
CE1R  
CE0L  
CE1L  
R/WL  
R/WR  
BUSY  
R
BUSY  
SEM  
INT  
L
L
M/S  
SEM  
INT  
R
L
R
TMS  
TCK  
TDI  
JTAG  
TDO  
TRST  
5622 drw 01  
NOTES:  
1. BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master (M/S=VIH).  
2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).  
OCTOBER 2013  
1
DSC-5622/7  
©2013IntegratedDeviceTechnology,Inc.  

与70V631S15PRFG相关器件

型号 品牌 获取价格 描述 数据表
70V631S15PRFG8 IDT

获取价格

Dual-Port SRAM, 256KX18, 15ns, CMOS, PQFP128, 14 X 20 MM, 1.40 MM HEIGHT, GREEN, TQFP-128
70V631S15PRFGI IDT

获取价格

HIGH-SPEED 3.3V 256K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM
70V631S15PRFGI8 IDT

获取价格

HIGH-SPEED 3.3V 256K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM
70V639 RENESAS

获取价格

128K x 18 3.3V Dual-Port RAM, Interleaved I/O's
70V639S10BC IDT

获取价格

CABGA-256, Tray
70V639S10BCG IDT

获取价格

HIGH-SPEED 3.3V 128K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM
70V639S10BCG8 IDT

获取价格

HIGH-SPEED 3.3V 128K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM
70V639S10BCGI IDT

获取价格

HIGH-SPEED 3.3V 128K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM
70V639S10BCGI8 IDT

获取价格

HIGH-SPEED 3.3V 128K x 18 ASYNCHRONOUS DUAL-PORT STATIC RAM
70V639S10BF8 IDT

获取价格

CABGA-208, Reel