5秒后页面跳转
70V3389S5BCGI8 PDF预览

70V3389S5BCGI8

更新时间: 2024-09-20 00:38:47
品牌 Logo 应用领域
艾迪悌 - IDT 时钟静态存储器内存集成电路
页数 文件大小 规格书
17页 196K
描述
HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

70V3389S5BCGI8 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred包装说明:BGA, BGA256,16X16,40
Reach Compliance Code:compliant风险等级:5.34
最长访问时间:5 ns其他特性:PIPELINED ARCHITECTURE
最大时钟频率 (fCLK):100 MHzI/O 类型:COMMON
JESD-30 代码:S-PBGA-B256JESD-609代码:e1
内存密度:1179648 bit内存集成电路类型:APPLICATION SPECIFIC SRAM
内存宽度:18湿度敏感等级:3
功能数量:1端口数量:2
端子数量:256字数:65536 words
字数代码:64000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:64KX18输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA256,16X16,40封装形状:SQUARE
封装形式:GRID ARRAY并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:2.5/3.3,3.3 V
认证状态:Not Qualified最大待机电流:0.03 A
最小待机电流:3.15 V子类别:SRAMs
最大压摆率:0.415 mA最大供电电压 (Vsup):3.45 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30

70V3389S5BCGI8 数据手册

 浏览型号70V3389S5BCGI8的Datasheet PDF文件第2页浏览型号70V3389S5BCGI8的Datasheet PDF文件第3页浏览型号70V3389S5BCGI8的Datasheet PDF文件第4页浏览型号70V3389S5BCGI8的Datasheet PDF文件第5页浏览型号70V3389S5BCGI8的Datasheet PDF文件第6页浏览型号70V3389S5BCGI8的Datasheet PDF文件第7页 
IDT70V3389S  
HIGH-SPEED 3.3V 64K x 18  
SYNCHRONOUS PIPELINED  
DUAL-PORT STATIC RAM  
WITH 3.3V OR 2.5V INTERFACE  
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018  
Features  
– Data input, address, byte enable and control registers  
– Self-timedwriteallowsfastcycletime  
Separate byte controls for multiplexed bus and bus  
matching compatibility  
LVTTL- compatible, single 3.3V ( 150mV) power supply for  
core  
LVTTL- compatible, selectable 3.3V ( 150mV)/2.5V ( 125mV)  
power supply for I/Os and control signals on each port  
Industrial temperature range (-40°C to +85°C) is  
available for selected speeds  
True Dual-Port memory cells which allow simultaneous  
access of the same memory location  
High-speed clock to data access  
– Commercial:4.2/5/6ns(max.)  
– Industrial: 5ns (max)  
Pipelined output mode  
Counter enable and reset features  
Dual chip enables allow for depth expansion without  
additional logic  
Full synchronous operation on both ports  
– 7.5ns cycle time, 133MHz operation (9.6 Gbps bandwidth)  
– Fast 4.2ns clock to data out  
Available in a 128-pin Thin Quad Plastic Flatpack (TQFP),  
208-pin fine pitch Ball Grid Array, and 256-pin Ball  
GridArray  
– 1.8ns setup to clock and 0.7ns hold on all control, data, and  
address inputs @ 133MHz  
Green parts available, see ordering information  
Functional Block Diagram  
UBL  
UBR  
LB  
R
LB  
R/W  
L
L
R/W  
R
B
B
B B  
W W  
W W  
0
L
1
L
1
R
0
R
CE0L  
CE0R  
CE1L  
CE1R  
OE  
L
OER  
Dout0-8_L  
Dout9-17_L  
Dout0-8_R  
Dout9-17_R  
64K x 18  
MEMORY  
ARRAY  
I/O0 L - I/O1 7 L  
Din_L  
Din_R  
I/O0R - I/O17R  
CLK  
L
CLK  
R
A15L  
A0L  
A15R  
A0R  
Counter/  
Address  
Reg.  
Counter/  
Address  
Reg.  
.
ADDR_L  
ADDR_R  
CNTRST  
L
CNTRST  
R
ADS  
R
ADS  
CNTEN  
L
L
CNTEN  
R
4832 tbl 01  
FEBRUARY 2018  
1
©2018 Integrated Device Technology, Inc.  
DSC 4832/14  

与70V3389S5BCGI8相关器件

型号 品牌 获取价格 描述 数据表
70V3389S5BFG IDT

获取价格

Dual-Port SRAM, 64KX18, 5ns, CMOS, CBGA208, 15 X 15 MM X 1.4 MM, 0.80 MM PITCH, GREEN, FPB
70V3389S5BFG8 IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
70V3389S5BFGI IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
70V3389S5BFGI8 IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
70V3389S5PRF IDT

获取价格

TQFP-128, Tray
70V3389S5PRFG IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
70V3389S5PRFG8 IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
70V3389S5PRFGI IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
70V3389S5PRFGI8 IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
70V3389S5PRFI IDT

获取价格

TQFP-128, Tray