Datasheet > 70V3389S6PRFGI8

70V3389S6PRFGI8

更新时间： 2024-11-11 00:38:47

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
17页	196K
描述
HIGH-SPEED 3.3V 64K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

70V3389S6PRFGI8 数据手册

IDT70V3389S

HIGH-SPEED 3.3V 64K x 18

SYNCHRONOUS PIPELINED

DUAL-PORT STATIC RAM

WITH 3.3V OR 2.5V INTERFACE

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features

– Data input, address, byte enable and control registers

– Self-timedwriteallowsfastcycletime

Separate byte controls for multiplexed bus and bus

matching compatibility

LVTTL- compatible, single 3.3V ( 150mV) power supply for

core

LVTTL- compatible, selectable 3.3V ( 150mV)/2.5V ( 125mV)

power supply for I/Os and control signals on each port

Industrial temperature range (-40°C to +85°C) is

available for selected speeds

◆

True Dual-Port memory cells which allow simultaneous

access of the same memory location

High-speed clock to data access

– Commercial:4.2/5/6ns(max.)

◆

– Industrial: 5ns (max)

Pipelined output mode

Counter enable and reset features

Dual chip enables allow for depth expansion without

◆

additional logic

◆

Full synchronous operation on both ports

– 7.5ns cycle time, 133MHz operation (9.6 Gbps bandwidth)

– Fast 4.2ns clock to data out

Available in a 128-pin Thin Quad Plastic Flatpack (TQFP),

208-pin fine pitch Ball Grid Array, and 256-pin Ball

GridArray

◆

– 1.8ns setup to clock and 0.7ns hold on all control, data, and

address inputs @ 133MHz

Green parts available, see ordering information

Functional Block Diagram

UBL

UBR

R/W

B B

W W

CE0L

CE0R

CE1L

CE1R

OER

Dout0-8_L

Dout9-17_L

Dout0-8_R

Dout9-17_R

64K x 18

MEMORY

ARRAY

I/O^{0 L}- I/O1 7 L

Din_L

Din_R

I/O0R - I/O17R

CLK

A_15L

A_0L

A_15R

A_0R

Counter/

Address

Reg.

Counter/

Address

Reg.

ADDR_L

ADDR_R

CNTRST

ADS

CNTEN

4832 tbl 01

FEBRUARY 2018

DSC 4832/14

12 3 4 5 6 7...17

中文翻译

下载PDF

与70V3389S6PRFGI8相关器件

型号	品牌	获取价格	描述	数据表
70V3399	RENESAS	获取价格	128K x 18 Sync, 3.3V Dual-Port RAM, Pipelined/Flow-Through, Interleaved I/O's
70V3399S133BCG	IDT	获取价格	Dual-Port SRAM, 128KX18, 4.2ns, CMOS, CBGA256, 17 X 17 MM X 1.4 MM, 1 MM PITCH, GREEN, BGA
70V3399S133BCG8	IDT	获取价格	HIGH-SPEED 3.3V 256/128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM
70V3399S133BCGI	IDT	获取价格	HIGH-SPEED 3.3V 256/128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM
70V3399S133BCGI8	IDT	获取价格	Application Specific SRAM, 128KX18, 4.2ns, CMOS, PBGA256, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM
70V3399S133BFG	IDT	获取价格	Dual-Port SRAM, 128KX18, 4.2ns, CMOS, CBGA208, 15 X 15 MM X 1.4 MM, 0.80 MM PITCH, GREEN,
70V3399S133BFG8	IDT	获取价格	HIGH-SPEED 3.3V 256/128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM
70V3399S133BFGI	IDT	获取价格	Dual-Port SRAM, 128KX18, 4.2ns, CMOS, CBGA208, 15 X 15 MM X 1.4 MM, 0.80 MM PITCH, GREEN,
70V3399S133BFGI8	IDT	获取价格	Application Specific SRAM, 128KX18, 4.2ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80
70V3399S133PRFG	IDT	获取价格	Dual-Port SRAM, 128KX18, 4.2ns, CMOS, PQFP128, 14 X 20 MM X 1.4 MM, GREEN, PLASTIC, TQFP-1

与70V3389S6PRFGI8相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

24
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

23
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

50
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

40

产品中心

服务支持

精选活动

关于我们

帮助中心

70V3389S6PRFGI8

70V3389S6PRFGI8 数据手册

与70V3389S6PRFGI8相关器件

与70V3389S6PRFGI8相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

70V3389S6PRFGI8

70V3389S6PRFGI8 数据手册

与70V3389S6PRFGI8相关器件

与70V3389S6PRFGI8相关文章

您还可以找

您在本页遇到什么问题？