5秒后页面跳转
7006L70JB PDF预览

7006L70JB

更新时间: 2024-09-15 19:37:03
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
20页 174K
描述
Application Specific SRAM, 16KX8, 70ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-68

7006L70JB 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active包装说明:QCCJ, LDCC68,1.0SQ
Reach Compliance Code:not_compliant风险等级:5.56
最长访问时间:70 nsI/O 类型:COMMON
JESD-30 代码:S-PQCC-J68JESD-609代码:e0
内存密度:131072 bit内存集成电路类型:APPLICATION SPECIFIC SRAM
内存宽度:8湿度敏感等级:1
功能数量:1端口数量:2
端子数量:68字数:16384 words
字数代码:16000工作模式:ASYNCHRONOUS
最高工作温度:125 °C最低工作温度:-55 °C
组织:16KX8输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC68,1.0SQ封装形状:SQUARE
封装形式:CHIP CARRIER并行/串行:PARALLEL
峰值回流温度(摄氏度):225电源:5 V
认证状态:Not Qualified筛选级别:MIL-PRF-38535
最大待机电流:0.004 A最小待机电流:2 V
子类别:SRAMs最大压摆率:0.25 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn85Pb15)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30Base Number Matches:1

7006L70JB 数据手册

 浏览型号7006L70JB的Datasheet PDF文件第2页浏览型号7006L70JB的Datasheet PDF文件第3页浏览型号7006L70JB的Datasheet PDF文件第4页浏览型号7006L70JB的Datasheet PDF文件第5页浏览型号7006L70JB的Datasheet PDF文件第6页浏览型号7006L70JB的Datasheet PDF文件第7页 
HIGH-SPEED  
IDT7006S/L  
16K x 8 DUAL-PORT  
STATIC RAM  
M/S = H for BUSY output flag on Master,  
M/S = L for BUSY input on Slave  
Busy and Interrupt Flags  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
Devices are capable of withstanding greater than 2001V  
electrostatic discharge  
Battery backup operation2V data retention  
TTL-compatible, single 5V (±10%) power supply  
Available in 68-pin PGA, quad flatpack, PLCC, and a 64-pin  
TQFP  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
Green parts available, see ordering information  
Features  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
Military:20/25/35/55/70ns(max.)  
Industrial:55ns (max.)  
– Commercial:15/17/20/25/35/55ns(max.)  
Low-power operation  
IDT7006S  
Active:750mW(typ.)  
Standby: 5mW (typ.)  
IDT7006L  
Active:700mW(typ.)  
Standby: 1mW (typ.)  
IDT7006 easily expands data bus width to 16 bits or more  
using the Master/Slave select when cascading more than  
one device  
FunctionalBlockDiagram  
OE  
R
OE  
CE  
L
L
CER  
R/W  
L
R/WR  
I/O0L- I/O7L  
I/O0R-I/O7R  
I/O  
I/O  
Control  
Control  
BUSY (1,2)  
L
(1,2)  
R
BUSY  
A
12R  
0R  
A
12L  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
13  
13  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
L
L
CE  
OE  
R/W  
R
R
R
R/W  
L
SEM  
R
SEM  
L
M/S  
(2)  
(2)  
INT  
R
INTL  
2738 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY outputs and INT outputs are non-tri-stated push-pull.  
OCTOBER 2008  
1
©2008IntegratedDeviceTechnology,Inc.  
DSC-2739/16  

与7006L70JB相关器件

型号 品牌 获取价格 描述 数据表
7006L70JGB IDT

获取价格

Dual-Port SRAM, 16KX8, 70ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, GREEN, P
7006L70JGB8 IDT

获取价格

Dual-Port SRAM, 16KX8, 70ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, GREEN, P
7006L70JGI8 IDT

获取价格

HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
7006L70L68B IDT

获取价格

Dual-Port SRAM, 16KX8, 70ns, CMOS, LCC-68
7006L70PFB IDT

获取价格

Application Specific SRAM, 16KX8, 70ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-64
7006L70PFGB IDT

获取价格

Dual-Port SRAM, 16KX8, 70ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-64
7006L70PFGB8 IDT

获取价格

Dual-Port SRAM, 16KX8, 70ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-64
7006L70PFGI8 IDT

获取价格

HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
7006-RC BOURNS

获取价格

Dual-Line Toroid Inductors
7006S15F IDT

获取价格

Application Specific SRAM, 16KX8, 15ns, CMOS, PQFP68, 0.970 X 0.970 INCH, 0.080 INCH HEIGH