5秒后页面跳转
7006S17FGI8 PDF预览

7006S17FGI8

更新时间: 2024-11-06 00:32:55
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
21页 196K
描述
HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM

7006S17FGI8 数据手册

 浏览型号7006S17FGI8的Datasheet PDF文件第2页浏览型号7006S17FGI8的Datasheet PDF文件第3页浏览型号7006S17FGI8的Datasheet PDF文件第4页浏览型号7006S17FGI8的Datasheet PDF文件第5页浏览型号7006S17FGI8的Datasheet PDF文件第6页浏览型号7006S17FGI8的Datasheet PDF文件第7页 
HIGH-SPEED  
IDT7006S/L  
16K x 8 DUAL-PORT  
STATIC RAM  
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018  
M/S = H for BUSY output flag on Master,  
M/S = L for BUSY input on Slave  
Busy and Interrupt Flags  
On-chip port arbitration logic  
Features  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
Devices are capable of withstanding greater than 2001V  
electrostatic discharge  
Battery backup operation—2V data retention  
TTL-compatible, single 5V (±10%) power supply  
Available in 68-pin PGA, quad flatpack, PLCC, and a 64-pin  
TQFP  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
– Military:20/25/35/55/70ns(max.)  
– Industrial: 55ns (max.)  
– Commercial:15/17/20/25/35/55ns(max.)  
Low-power operation  
– IDT7006S  
Active:750mW(typ.)  
Standby: 5mW (typ.)  
– IDT7006L  
Active:700mW(typ.)  
Standby: 1mW (typ.)  
IDT7006 easily expands data bus width to 16 bits or more  
Green parts available, see ordering information  
using the Master/Slave select when cascading more than  
one device  
FunctionalBlockDiagram  
OER  
OEL  
CER  
CEL  
R/W  
L
R/WR  
I/O0L- I/O7L  
I/O0R-I/O7R  
I/O  
I/O  
Control  
Control  
BUSY (1,2)  
L
(1,2)  
BUSY  
R
A
13L  
A
13R  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A
0R  
14  
14  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
R/W  
L
CE  
OE  
R/W  
R
R
L
R
L
SEM  
R
SEM (2)  
L
M/S  
(2)  
INT  
L
INTR  
2739 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY outputs and INT outputs are non-tri-stated push-pull.  
JULY 2018  
1
©2018 Integrated Device Technology, Inc.  
DSC- 2739/18  

与7006S17FGI8相关器件

型号 品牌 获取价格 描述 数据表
7006S17GG IDT

获取价格

Dual-Port SRAM, 16KX8, 17ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, GREEN, C
7006S17GG8 IDT

获取价格

Dual-Port SRAM, 16KX8, 17ns, CMOS, CPGA68, 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, GREEN, C
7006S17GGB8 IDT

获取价格

HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
7006S17GGI8 IDT

获取价格

HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
7006S17JG8 IDT

获取价格

Dual-Port SRAM, 16KX8, 17ns, CMOS, PQCC68, 0.950 X 0.950 INCH, 0.170 INCH HEIGHT, GREEN, P
7006S17JGB8 IDT

获取价格

HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
7006S17JGI8 IDT

获取价格

HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM
7006S17PF9 IDT

获取价格

Dual-Port SRAM, 16KX8, 17ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-64
7006S17PFG IDT

获取价格

Dual-Port SRAM, 16KX8, 17ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-64
7006S17PFG8 IDT

获取价格

Dual-Port SRAM, 16KX8, 17ns, CMOS, PQFP64, 14 X 14 MM, 1.40 MM HEIGHT, GREEN, TQFP-64