5秒后页面跳转
5V9352PFI PDF预览

5V9352PFI

更新时间: 2024-11-30 19:59:03
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
12页 116K
描述
PLL Based Clock Driver

5V9352PFI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:TQFP-32Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.92
其他特性:IT ALSO OPERATES AT 3.3系列:9352
输入调节:MUXJESD-30 代码:S-PQFP-G32
JESD-609代码:e0逻辑集成电路类型:PLL BASED CLOCK DRIVER
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:32
实输出次数:11最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装形状:SQUARE封装形式:FLATPACK
Same Edge Skew-Max(tskwd):0.2 ns最大供电电压 (Vsup):2.625 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):2.5 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子位置:QUAD最小 fmax:200 MHz
Base Number Matches:1

5V9352PFI 数据手册

 浏览型号5V9352PFI的Datasheet PDF文件第2页浏览型号5V9352PFI的Datasheet PDF文件第3页浏览型号5V9352PFI的Datasheet PDF文件第4页浏览型号5V9352PFI的Datasheet PDF文件第5页浏览型号5V9352PFI的Datasheet PDF文件第6页浏览型号5V9352PFI的Datasheet PDF文件第7页 
IDT5V9352  
3.3V/2.5V PHASE-LOCK LOOP CLOCK  
DRIVER ZERO DELAY BUFFER  
PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES OCT 28, 2014  
FEATURES:  
The 5V9352 features three banks of individually configurable outputs.  
The banks are configured with five, four, and two outputs. The internal  
dividecircuitryallowsforoutputfrequencyratiosof1:1, 2:1, 3:1, and3:2:1.  
The output frequency relationship is controlled by the fSEL frequency  
control pins. The fSEL pins, as well as other inputs, are LVCMOS/LVTTL  
compatibleinputs  
• Phase-lock loop clock distribution for high performance clock  
tree applications  
• Output enable bank control  
• External feedback (FBIN) pin is used to synchronize the  
outputs to the clock input signal  
Unlike many products containing PLLs, the 5V9352 does not require  
external RC networks. The loop filter for the PLL is included on-chip,  
minimizing component count, board space, and cost.  
• No external RC network required for PLL loop stability  
• Operates at 3.3V/2.5V VCC  
• Spread Spectrum Compatible  
BecauseitisbasedonPLLcircuitry, the5V9352requiresastabilization  
time to achieve phase lock of the feedback signal to the reference signal.  
This stabilization time is required, following power up and application of a  
fixed-frequency, fixed-phase signal at REFCLK, as well as following any  
changes to the PLL reference or feedback signals. The PLL can be  
bypassed for test purposes by setting the PLL_EN to high.  
The 5V9352 is available in Industrial temperature range (-40°C to  
+85°C).  
• Operating frequency up to 200MHz  
• Compatible with Motorola MPC9352  
• Available in 32-pin TQFP package  
• Use replacement part: 87952AYILF  
DESCRIPTION:  
The 5V9352 is a low-skew, low-jitter, phase-lock loop (PLL) clock driver  
targeted for high performance clock tree applications. It uses a PLL to  
preciselyalign, inbothfrequencyandphase. The5V9352operatesat2.5V  
and 3.3V.  
FUNCTIONALBLOCKDIAGRAM  
BANK A  
QA0  
CCLK  
1
1
0
1
0
6
4
2
2
REFCLK  
FBIN  
REF  
FB  
QA1  
QA2  
VCO  
0
PLL  
QA3  
QA4  
PLL_En  
VCO_SEL  
fSELA  
BANK B  
QB0  
QB1  
QB2  
QB3  
1
0
fSELB  
fSELC  
BANK C  
1
QC0  
QC1  
0
MR/OE  
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
INDUSTRIAL TEMPERATURE RANGE  
MAY 2013  
1
c
2003 Integrated Device Technology, Inc.  
DSC 5973/19  

与5V9352PFI相关器件

型号 品牌 获取价格 描述 数据表
5V9882TPGGI IDT

获取价格

Clock Generator, 500MHz, PDSO16, GREEN, TSSOP-16
5V9885BNLGI IDT

获取价格

Clock Generator, PQCC28
5V9885BNLGI8 IDT

获取价格

Clock Generator, PQCC28
5V9885BPFGI IDT

获取价格

Clock Generator, 500MHz, PQFP32, GREEN, TQFP-32
5V9885BPFGI8 IDT

获取价格

Clock Generator, PQFP32
5V9885CNLGI IDT

获取价格

Clock Generator, 500MHz, VFQFPN-28
5V9885CPFGI IDT

获取价格

Clock Generator, 500MHz, PQFP32, TQFP-32
5V9885CPFGI8 IDT

获取价格

Clock Generator, 500MHz, PQFP32, TQFP-32
5V9885NLGI IDT

获取价格

Clock Generator, 500MHz, PQCC28, GREEN, PLASTIC, VFQFPN-28
5V9885PFGI IDT

获取价格

Clock Generator, 500MHz, PQFP32, GREEN, TQFP-32