5秒后页面跳转
捷配首页

Datasheet > XCR3512XL-10PQG208I
XCR3512XL-10PQG208I PDF预览

XCR3512XL-10PQG208I

更新时间： 2024-11-13 15:58:23
品牌 Logo 应用领域
赛灵思 - XILINX 时钟输入元件可编程逻辑
页数 文件大小 规格书
15页 218K
描述
EE PLD, 10ns, 512-Cell, CMOS, PQFP208, LEAD FREE, PLASTIC, QFP-208

阅读下载

中文翻译

获取价格

XCR3512XL-10PQG208I 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：QFP
包装说明：FQFP, QFP208,1.2SQ,20针数：208
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：12 weeks
风险等级：1.51其他特性：YES
最大时钟频率：97 MHz系统内可编程：YES
JESD-30 代码：S-PQFP-G208JESD-609代码：e3
JTAG BST：YES长度：28 mm
湿度敏感等级：3专用输入次数：
I/O 线路数量：180宏单元数：512
端子数量：208最高工作温度：85 °C
最低工作温度：-40 °C组织：0 DEDICATED INPUTS, 180 I/O
输出函数：MACROCELL封装主体材料：PLASTIC/EPOXY
封装代码：FQFP封装等效代码：QFP208,1.2SQ,20
封装形状：SQUARE封装形式：FLATPACK, FINE PITCH
峰值回流温度（摄氏度）：245电源：3/3.3 V
可编程逻辑类型：EE PLD传播延迟：10 ns
认证状态：Not Qualified座面最大高度：4.1 mm
子类别：Programmable Logic Devices最大供电电压：3.6 V
最小供电电压：2.7 V标称供电电压：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Matte Tin (Sn)
端子形式：GULL WING端子节距：0.5 mm
端子位置：QUAD处于峰值回流温度下的最长时间：30
宽度：28 mmBase Number Matches：1

XCR3512XL-10PQG208I 数据手册

 浏览型号XCR3512XL-10PQG208I的Datasheet PDF文件第2页浏览型号XCR3512XL-10PQG208I的Datasheet PDF文件第3页浏览型号XCR3512XL-10PQG208I的Datasheet PDF文件第4页浏览型号XCR3512XL-10PQG208I的Datasheet PDF文件第5页浏览型号XCR3512XL-10PQG208I的Datasheet PDF文件第6页浏览型号XCR3512XL-10PQG208I的Datasheet PDF文件第7页 
0
R
XCR3512XL: 512 Macrocell CPLD  
0
14  
DS081 (v2.0) March 31, 2006  
Product Specification  
Features  
Description  
•
•
•
•
•
Low power 3.3V 512 macrocell CPLD  
The CoolRunner™ XPLA3 XCR3512XL device is a 3.3V,  
512 macrocell CPLD targeted at power sensitive designs  
that require leading edge programmable logic solutions. A  
total of 32 function blocks provide 12,000 usable gates.  
Pin-to-pin propagation delays are as fast as 7.0 ns with a  
maximum system frequency of 135 MHz.  
7.0 ns pin-to-pin logic delays  
System frequencies up to 135 MHz  
512 macrocells with 12,000 usable gates  
Available in small footprint packages  
-
-
-
208-pin PQFP (180 user I/O)  
256-ball FBGA (212 user I/O)  
324-ball FBGA (260 user I/O)  
TotalCMOS Design Technique for Fast  
Zero Power  
•
Optimized for 3.3V systems  
CoolRunner XPLA3 CPLDs offer a TotalCMOS™ solution,  
both in process technology and design technique. This fam-  
ily employs a cascade of CMOS gates to implement its sum  
of products, instead of the traditional sense amp approach.  
This CMOS gate implementation allows Xilinx to offer  
CPLDs that are both high performance and low power,  
breaking the paradigm that to have low power, you must  
have low performance. Refer to Figure 1 and Table 1 show-  
ing the ICC vs. Frequency of our XCR3512XL TotalCMOS  
CPLD (data taken with 32 resetable up/down, 16-bit  
counters at 3.3V, 25°C).  
-
-
-
-
Ultra low power operation  
Typical Standby Current of 18 μA at 25°C  
5V tolerant I/O pins with 3.3V core supply  
Advanced 0.35 micron five layer metal EEPROM  
process  
Fast Zero Power™ (FZP) CMOS design  
technology  
3.3V PCI electrical specification compatible outputs  
(no internal clamp diode on any input or I/O)  
-
-
•
Advanced system features  
-
-
-
-
-
-
-
-
In-system programming  
Input registers  
Predictable timing model  
Up to 23 clocks available per function block  
Excellent pin retention during design changes  
Full IEEE Standard 1149.1 boundary-scan (JTAG)  
Four global clocks  
300  
270  
240  
210  
180  
150  
Eight product term control terms per function block  
•
•
•
Fast ISP programming times  
Port Enable pin for additional I/O  
120  
90  
2.7V to 3.6V supply voltage at industrial grade voltage  
range  
•
•
•
Programmable slew rate control per output  
Security bit prevents unauthorized access  
60  
30  
Refer to the CoolRunner™ XPLA3 family data sheet  
(DS012) for architecture description  
0
20  
40  
60  
80  
100  
120  
Frequency (MHz)  
Figure 1: Typical ICC vs. Frequency at VCC = 3.3V, 25°C  
Table 1: Typical ICC vs. Frequency at VCC = 3.3V, 25°C  
Frequency (MHz)  
0
1
10  
20  
40  
60  
80  
100  
120  
Typical ICC (mA)  
0.018  
2.57  
25.5  
50.8  
100.3  
147.9  
193.5  
237.8  
281.6  
© 2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS081 (v2.0) March 31, 2006  
www.xilinx.com  
1
Product Specification  
 
1234567...15

中文翻译

下载PDF

XCR3512XL-10PQG208I 替代型号

型号 品牌 替代类型 描述 数据表
XCR3512XL-12PQ208I XILINX

完全替代

 XCR3512XL: 512 Macrocell CPLD
XCR3512XL-10PQ208I XILINX

完全替代

 XCR3512XL: 512 Macrocell CPLD
XCR3512XL-12PQG208I XILINX

功能相似

 EE PLD, 12ns, 512-Cell, CMOS, PQFP208, LEAD FREE, PLASTIC, QFP-208

与XCR3512XL-10PQG208I相关器件

型号 品牌 获取价格 描述 数据表
XCR3512XL-12FG324C XILINX

获取价格

 		XCR3512XL: 512 Macrocell CPLD
XCR3512XL-12FG324I XILINX

获取价格

 		XCR3512XL: 512 Macrocell CPLD
XCR3512XL-12FT256C XILINX

获取价格

 		XCR3512XL: 512 Macrocell CPLD
XCR3512XL-12FT256I XILINX

获取价格

 		XCR3512XL: 512 Macrocell CPLD
XCR3512XL-12FTG256C XILINX

获取价格

 		EE PLD, 12ns, 512-Cell, CMOS, PBGA256, FBGA-256
XCR3512XL-12PQ208C XILINX

获取价格

 		XCR3512XL: 512 Macrocell CPLD
XCR3512XL-12PQ208I XILINX

获取价格

 		XCR3512XL: 512 Macrocell CPLD
XCR3512XL-12PQ208Q ROCHESTER

获取价格

 		EE PLD, 12ns, PQFP208, PLASTIC, QFP-208
XCR3512XL-12PQG208C XILINX

获取价格

 		EE PLD, 12ns, 512-Cell, CMOS, PQFP208, LEAD FREE, PLASTIC, QFP-208
XCR3512XL-12PQG208I XILINX

获取价格

 		EE PLD, 12ns, 512-Cell, CMOS, PQFP208, LEAD FREE, PLASTIC, QFP-208

与XCR3512XL-10PQG208I相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证