5秒后页面跳转
捷配首页

Datasheet > XC4005H
XC4005H PDF预览

XC4005H

更新时间： 2024-09-19 22:41:19
品牌 Logo 应用领域
赛灵思 - XILINX /
页数 文件大小 规格书
40页 354K
描述
Logic Cell Array Families

阅读下载

中文翻译

获取价格

XC4005H 数据手册

 浏览型号XC4005H的Datasheet PDF文件第2页浏览型号XC4005H的Datasheet PDF文件第3页浏览型号XC4005H的Datasheet PDF文件第4页浏览型号XC4005H的Datasheet PDF文件第5页浏览型号XC4005H的Datasheet PDF文件第6页浏览型号XC4005H的Datasheet PDF文件第7页 
XC4000, XC4000A, XC4000H  
Logic Cell Array Families  
Product Description  
Description  
Features  
The XC4000 families of Field-Programmable Gate Arrays  
(FPGAs) provide the benefits of custom CMOS VLSI, while  
avoiding the initial cost, time delay, and inherent risk of a  
conventional masked gate array.  
•
Third Generation Field-Programmable Gate Arrays  
– Abundant flip-flops  
– Flexible function generators  
– On-chip ultra-fast RAM  
– Dedicated high-speed carry-propagation circuit  
– Wide edge decoders  
– Hierarchy of interconnect lines  
– Internal 3-state bus capability  
– Eight global low-skew clock or signal distribution  
network  
The XC4000 families provide a regular, flexible, program-  
mable architecture of Configurable Logic Blocks (CLBs),  
interconnected by a powerful hierarchy of versatile routing  
resources, and surrounded by a perimeter of program-  
mable Input/Output Blocks (IOBs).  
XC4000-familydeviceshavegenerousroutingresourcesto  
accommodate the most complex interconnect patterns.  
XC4000A devices have reduced sets of routing resources,  
sufficient for their smaller size. XC4000H high I/O devices  
maintain the same routing resources and CLB structure as  
the XC4000 family, while nearly doubling the available I/O.  
•
•
•
Flexible Array Architecture  
– Programmable logic blocks and I/O blocks  
– Programmable interconnects and wide decoders  
Sub-micron CMOS Process  
– High-speed logic and Interconnect  
– Low power consumption  
The devices are customized by loading configuration data  
intotheinternalmemorycells.TheFPGAcaneitheractively  
read its configuration data out of external serial or byte-  
parallel PROM (master modes), or the configuration data  
can be written into the FPGA (slave and peripheral modes).  
Systems-Oriented Features  
– IEEE 1149.1-compatible boundary-scan logic support  
– Programmable output slew rate  
– Programmable input pull-up or pull-down resistors  
– 12-mA sink current per output (XC4000 family)  
– 24-mA sink current per output (XC4000A and  
XC4000H families)  
The XC4000 families are supported by powerful and so-  
phisticated software, covering every aspect of design: from  
schematic entry, to simulation, to automatic block place-  
ment and routing of interconnects, and finally the creation  
of the configuration bit stream.  
•
•
Configured by Loading Binary File  
– Unlimited reprogrammability  
– Six programming modes  
Since Xilinx FPGAs can be reprogrammed an unlimited  
number of times, they can be used in innovative designs  
where hardware is changed dynamically, or where hard-  
waremustbeadaptedtodifferentuserapplications.FPGAs  
are ideal for shortening the design and development cycle,  
but they also offer a cost-effective solution for production  
rates well beyond 1000 systems per month.  
XACT Development System runs on ’386/’486-type PC,  
NEC PC, Apollo, Sun-4, and Hewlett-Packard 700  
series  
– Interfaces to popular design environments like  
Viewlogic, Mentor Graphics and OrCAD  
– Fully automatic partitioning, placement and routing  
– Interactive design editor for design optimization  
– 288 macros, 34 hard macros, RAM/ROM compiler  
Table 1. The XC4000 Families of Field-Programmable Gate Arrays  
Device  
XC4002A 4003/3A 4003H 4004A 4005/5A 4005H 4006  
4008 4010/10D 4013/13D 4020  
4025  
Appr. Gate Count  
CLB Matrix  
Number of CLBs  
Number of Flip-Flops  
2,000  
8 x 8  
64  
256  
24  
3,000  
3,000  
4,000  
5,000  
5,000  
6,000  
8,000  
10,000  
13,000 20,000 25,000  
24 x 24 28 x 28 32 x 32  
10 x 10 10 x 10 12 x 12 14 x 14 14 x 14 16 x 16 18 x 18 20 x 20  
100  
360  
30  
100  
200  
30  
144  
480  
36  
196  
616  
42  
196  
392  
42  
256  
768  
48  
324  
936  
54  
400  
1,120  
60  
576  
1,536  
72  
784  
2,016  
84  
1,024  
2,560  
96  
Max Decode Inputs  
(per side)  
Max RAM Bits  
Number of IOBs  
2,048  
64  
3,200  
80  
3,200  
160  
4,608  
96  
6,272  
112  
6,272  
192  
8,192  
128  
10,368 12,800* 18,432* 25,088 32,768  
144 160 192 224 256  
*XC4010D and XC4013D have no RAM  
2-7  
1234567...40

中文翻译

下载PDF

与XC4005H相关器件

型号 品牌 获取价格 描述 数据表
XC4005H-4MQ240C ETC

获取价格

 		Field Programmable Gate Array (FPGA)
XC4005H-4PG223C ETC

获取价格

 		Field Programmable Gate Array (FPGA)
XC4005H-4PQ240C ETC

获取价格

 		Field Programmable Gate Array (FPGA)
XC4005H-5MQ240C XILINX

获取价格

 		Field Programmable Gate Array, 196 CLBs, 4000 Gates, 133.3MHz, 466-Cell, CMOS, MQFP240, ME
XC4005H-5PG223C XILINX

获取价格

 		Field Programmable Gate Array, 196 CLBs, 4000 Gates, 133.3MHz, 466-Cell, CMOS, CPGA223, CE
XC4005H-5PQ240C ETC

获取价格

 		Field Programmable Gate Array (FPGA)
XC4005H-6MQ240C XILINX

获取价格

 		Field Programmable Gate Array, 196 CLBs, 4000 Gates, 90.9MHz, 466-Cell, CMOS, MQFP240, MET
XC4005H-6MQ240I XILINX

获取价格

 		Field Programmable Gate Array, 196 CLBs, 4000 Gates, 90.9MHz, 466-Cell, CMOS, MQFP240, MET
XC4005H-6PG223C XILINX

获取价格

 		Field Programmable Gate Array, 196 CLBs, 4000 Gates, 90.9MHz, 466-Cell, CMOS, CPGA223, CER
XC4005H-6PG223I XILINX

获取价格

 		Field Programmable Gate Array, 196 CLBs, 4000 Gates, 90.9MHz, 466-Cell, CMOS, CPGA223, CER

与XC4005H相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证