5秒后页面跳转
XC2S300E-6FGG676C PDF预览

XC2S300E-6FGG676C

更新时间: 2024-09-20 07:06:35
品牌 Logo 应用领域
赛灵思 - XILINX 现场可编程门阵列可编程逻辑时钟
页数 文件大小 规格书
108页 5063K
描述
Spartan-IIE FPGA

XC2S300E-6FGG676C 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:BGA
包装说明:BGA,针数:676
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.81Is Samacsys:N
其他特性:MAXIMUM USABLE GATES = 300000最大时钟频率:357 MHz
CLB-Max的组合延迟:0.47 nsJESD-30 代码:S-PBGA-B676
JESD-609代码:e1长度:27 mm
湿度敏感等级:3可配置逻辑块数量:1536
等效关口数量:93000端子数量:676
最高工作温度:85 °C最低工作温度:
组织:1536 CLBS, 93000 GATES封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):250
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:2.6 mm最大供电电压:1.89 V
最小供电电压:1.71 V标称供电电压:1.8 V
表面贴装:YES温度等级:COMMERCIAL EXTENDED
端子面层:TIN SILVER COPPER端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:30宽度:27 mm
Base Number Matches:1

XC2S300E-6FGG676C 数据手册

 浏览型号XC2S300E-6FGG676C的Datasheet PDF文件第2页浏览型号XC2S300E-6FGG676C的Datasheet PDF文件第3页浏览型号XC2S300E-6FGG676C的Datasheet PDF文件第4页浏览型号XC2S300E-6FGG676C的Datasheet PDF文件第5页浏览型号XC2S300E-6FGG676C的Datasheet PDF文件第6页浏览型号XC2S300E-6FGG676C的Datasheet PDF文件第7页 
0
0
R
Spartan-IIE FPGA Family  
Data Sheet  
DS077 June 18, 2008  
0
Product Specification  
This document includes all four modules of the Spartan®-IIE FPGA data sheet.  
Module 1:  
Introduction and Ordering Information  
Module 3:  
DC and Switching Characteristics  
DS077-1 (v2.3) June 18, 2008  
DS077-3 (v2.3) June 18, 2008  
Introduction  
DC Specifications  
-
-
-
-
-
Absolute Maximum Ratings  
Recommended Operating Conditions  
DC Characteristics  
Power-On Requirements  
DC Input and Output Levels  
Features  
General Overview  
Product Availability  
User I/O Chart  
Ordering Information  
Switching Characteristics  
-
-
-
-
-
-
-
-
-
Pin-to-Pin Parameters  
Module 2:  
IOB Switching Characteristics  
Clock Distribution Characteristics  
DLL Timing Parameters  
CLB Switching Characteristics  
Block RAM Switching Characteristics  
TBUF Switching Characteristics  
JTAG Switching Characteristics  
Configuration Switching Characteristics  
Functional Description  
DS077-2 (v2.3) June 18, 2008  
Architectural Description  
-
-
-
-
-
-
Spartan-IIE Array  
Input/Output Block  
Configurable Logic Block  
Block RAM  
Clock Distribution: Delay-Locked Loop  
Boundary Scan  
Module 4:  
Pinout Tables  
Development System  
Configuration  
DS077-4 (2.3) June 18, 2008  
Pin Definitions  
Pinout Tables  
IMPORTANT NOTE: The Spartan-IIE FPGA data sheet is in four modules. Each module has its own Revision History at the  
end. Use the PDF "Bookmarks" for easy navigation in this volume.  
© 2003-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other  
trademarks are the property of their respective owners.  
DS077 June 18, 2008  
www.xilinx.com  
1
Product Specification  

与XC2S300E-6FGG676C相关器件

型号 品牌 获取价格 描述 数据表
XC2S300E-6FGG676I XILINX

获取价格

Spartan-IIE FPGA
XC2S300E-6FT256C XILINX

获取价格

Spartan-IIE 1.8V FPGA Family
XC2S300E-6FT256I XILINX

获取价格

Spartan-IIE 1.8V FPGA Family
XC2S300E-6FTG256C XILINX

获取价格

Spartan-IIE FPGA
XC2S300E-6FTG256I XILINX

获取价格

Spartan-IIE FPGA
XC2S300E-6PQ208C XILINX

获取价格

Spartan-IIE 1.8V FPGA Family
XC2S300E-6PQ208I XILINX

获取价格

Spartan-IIE 1.8V FPGA Family
XC2S300E-6PQG208C XILINX

获取价格

Spartan-IIE FPGA
XC2S300E-6PQG208I XILINX

获取价格

Spartan-IIE FPGA
XC2S300E-6TQ144C XILINX

获取价格

Spartan-IIE 1.8V FPGA Family