5秒后页面跳转
XA6SLX75-2CSG484Q PDF预览

XA6SLX75-2CSG484Q

更新时间: 2024-01-01 19:49:53
品牌 Logo 应用领域
赛灵思 - XILINX 可编程逻辑
页数 文件大小 规格书
10页 288K
描述
Field Programmable Gate Array,

XA6SLX75-2CSG484Q 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:,Reach Compliance Code:compliant
ECCN代码:3A991.DHTS代码:8542.39.00.01
Factory Lead Time:12 weeks风险等级:5.59
JESD-609代码:e1湿度敏感等级:3
峰值回流温度(摄氏度):260可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
端子面层:TIN SILVER COPPER处于峰值回流温度下的最长时间:30
Base Number Matches:1

XA6SLX75-2CSG484Q 数据手册

 浏览型号XA6SLX75-2CSG484Q的Datasheet PDF文件第4页浏览型号XA6SLX75-2CSG484Q的Datasheet PDF文件第5页浏览型号XA6SLX75-2CSG484Q的Datasheet PDF文件第6页浏览型号XA6SLX75-2CSG484Q的Datasheet PDF文件第7页浏览型号XA6SLX75-2CSG484Q的Datasheet PDF文件第9页浏览型号XA6SLX75-2CSG484Q的Datasheet PDF文件第10页 
XA Spartan-6 Automotive FPGA Family Overview  
XA Spartan-6 FPGA Ordering Information  
Table 3 shows the speed and temperature grades available in the different XA Spartan-6 devices. Some devices might not  
be available in every speed and temperature grade.  
Table 3: Speed Grade and Temperature Ranges  
Speed Grade and Temperature Range  
Device Family  
I-Grade  
–40°C to +100°C  
-2, -3  
Q-Grade  
–40°C to +125°C  
-2, -3(1)  
XA Spartan-6 LX  
XA Spartan-6 LXT  
-2, -3  
-2, -3(1)  
Notes:  
1. The Q-Grade speed files are named -2Q and -3Q.  
The XA Spartan-6 FPGA ordering information shown in Figure 1 applies to all packages. All XA Spartan-6 FPGA products  
are offered in Pb-Free packages only. Refer to the Package Marking section of UG385, Spartan-6 FPGA Packaging and  
Pinouts for a more detailed explanation of the device markings.  
X-Ref Target - Figure 1  
Example: XA6SLX75T-2FGG484I  
Device Type  
Temperature Range:  
Q = Q-Grade (Tj = –40°C to +125°C)  
I = I-Grade (Tj = –40°C to +100°C)  
Speed Grade  
(-2(1), -3)  
Number of Pins  
Pb-Free  
Notes:  
Package Type  
1) XA6SLX100 is only available in -2 speed grade.  
DS170_01_072511  
Figure 1: XA Spartan-6 FPGA Ordering Information  
Revision History  
The following table shows the revision history for this document:  
Date  
Version  
1.0  
Description of Revisions  
03/02/10  
08/23/11  
Initial Xilinx release.  
1.1  
Changed document classification to Preliminary Product Specification. Updated General Description.  
Updated Summary of XA Spartan-6 FPGA Features. Added XA6SLX100 to Table 1 and Table 2.  
Updated Configuration. Removed Dynamic Reconfiguration Port. Updated Clock Management, PLL,  
Block RAM, Programmable Data Width, Digital Signal Processing—DSP48A1 Slice, Input/Output,  
Input and Output Delay, Low-Power Gigabit Transceiver, and Integrated Endpoint Block for PCI  
Express Designs. Updated Figure 1. Updated XA Spartan-6 FPGA Documentation. Updated Notice of  
Disclaimer.  
12/13/11  
12/13/12  
1.2  
1.3  
Changed document classification from Preliminary Product Specification to Product Specification.  
Updated XA Spartan-6 FPGA Ordering Information.  
Added CSG484 package for XA6SLX45 & XA6SLX75 in Table 1, Table 2, and updated Input/Output.  
DS170 (v1.3) December 13, 2012  
www.xilinx.com  
Product Specification  
8
 
 
 

与XA6SLX75-2CSG484Q相关器件

型号 品牌 描述 获取价格 数据表
XA6SLX75-2FG484C XILINX Field Programmable Gate Array,

获取价格

XA6SLX75-2FGG484I XILINX Field Programmable Gate Array, 62.5MHz, 74637-Cell, PBGA484,

获取价格

XA6SLX75-2FGG484Q XILINX Field Programmable Gate Array, 62.5MHz, 74637-Cell, PBGA484,

获取价格

XA6SLX75-3FGG484Q XILINX Field Programmable Gate Array, 62.5MHz, 74637-Cell, PBGA484,

获取价格

XA6SLX75T-2FGG484I XILINX Field Programmable Gate Array, 62.5MHz, 74637-Cell, PBGA484,

获取价格

XA6SLX75T-2FGG484Q XILINX Field Programmable Gate Array, 62.5MHz, 74637-Cell, PBGA484,

获取价格