WCMA2008U1B
Switching Characteristics Over the Operating Range[5]
WCMA2008U1B-70
Parameter
READ CYCLE
Description
Min.
Max.
Unit
tRC
Read Cycle Time
70
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tAA
Address to Data Valid
70
tOHA
tACE
tDOE
tLZOE
tHZOE
tLZCE
tHZCE
tPU
Data Hold from Address Change
CE1 LOW and CE2 HIGH to Data Valid
OE LOW to Data Valid
10
70
35
[6]
OE LOW to Low Z
OE HIGH to High Z[6, 7]
5
10
0
25
25
70
[6]
CE1 LOW and CE2 HIGH to Low Z
CE1 HIGH or CE2 LOW to High Z[6, 7]
CE1 LOW and CE2 HIGH to Power-Up
CE1 HIGH or CE2 LOW to Power-Down
tPD
[8,]
WRITE CYCLE
tWC
tSCE
tAW
Write Cycle Time
70
60
60
0
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CE1 LOW and CE2 HIGH to Write End
Address Set-Up to Write End
Address Hold from Write End
Address Set-Up to Write Start
WE Pulse Width
tHA
tSA
0
tPWE
tSD
50
30
0
Data Set-Up to Write End
Data Hold from Write End
WE LOW to High Z[6, 7]
WE HIGH to Low Z[6]
tHD
tHZWE
25
tLZWE
10
Notes:
5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of VCC(typ.)/2, input pulse levels of 0 to VCC(typ.), and output loading
of the specified IOL /IOH and 30 pF load capacitance.
6. At any given temperature and voltage condition, tHZCEis less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device.
7. tHZOE, tHZCE, and tHZWE transitions are measured when the outputs enter a high impedance state.
8. The internal write time of the memory is defined by the overlap of WE, CE1 = VIL, and CE = VIH. All signals must be ACTIVE to initiate a write and any
2
of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that
terminates the write.
5