5秒后页面跳转
VSC8063QH PDF预览

VSC8063QH

更新时间: 2024-11-11 21:11:35
品牌 Logo 应用领域
VITESSE ATM异步传输模式电信电信集成电路
页数 文件大小 规格书
8页 74K
描述
Mux/Demux, 1-Func, GAAS, PQFP52, HEAT SINK, PLASTIC, QFP-52

VSC8063QH 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:HQFP, QFP52,.68SQ,40针数:52
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.82应用程序:SONET;SDH
JESD-30 代码:S-PQFP-G52长度:14 mm
负电源额定电压:-5.2 V功能数量:1
端子数量:52最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:HQFP
封装等效代码:QFP52,.68SQ,40封装形状:SQUARE
封装形式:FLATPACK, HEAT SINK/SLUG电源:-2,-5.2 V
认证状态:Not Qualified座面最大高度:2.35 mm
子类别:ATM/SONET/SDH ICs表面贴装:YES
技术:GAAS电信集成电路类型:ATM/SONET/SDH MUX/DEMUX
端子形式:GULL WING端子节距:1 mm
端子位置:QUAD宽度:14 mm
Base Number Matches:1

VSC8063QH 数据手册

 浏览型号VSC8063QH的Datasheet PDF文件第2页浏览型号VSC8063QH的Datasheet PDF文件第3页浏览型号VSC8063QH的Datasheet PDF文件第4页浏览型号VSC8063QH的Datasheet PDF文件第5页浏览型号VSC8063QH的Datasheet PDF文件第6页浏览型号VSC8063QH的Datasheet PDF文件第7页 
VITESSE  
SEMICONDUCTOR CORPORATION  
Preliminary Data Sheet  
STM-16/STS-48 16:1 Multiplexer  
with Integrated Clock Generation  
VSC8063  
Features  
• 16:1 2.488 Gb/s Multiplexer  
• 155.52 MHz Reference Clock Frequency  
• Differential High Speed Data Output  
• Integrated PLL for Clock Generation -  
No External Components  
• Standard ECL Power Supplies: V = -5.2V  
EE  
V
= -2.0V  
TT  
• 16-bit Wide, Single-ended, ECL 100K  
Compatible Parallel Data Interface  
• Commercial (0o to 85o C) Temperature Range  
• Available In 52-pin Plastic Quad Flat Pack  
Functional Description  
The VSC8063 is a high speed multiplexer designed for STM-16/STS-48 data rates at low power dissipation.  
For ease of system design, it uses industry standard, -5.2V and -2V, power supplies and has ECL-compatible  
I/O for parallel data interfaces. The VSC8063 provides an integrated solution for SDH/SONET transmission  
and instrumentation systems.  
The VSC8063 consists of a 16:1 multiplexer circuit and a clock multiplier unit (CMU). The 16:1 multi-  
plexer accepts 16 parallel single-ended ECL compatible inputs (D0..D15) at data rates of 155.52Mb/s then bit-  
wise serializes the data word onto a 2.488Gb/s serial output (DO/DON). The internal timing of the VSC8063 is  
referenced to the negative going edge of the 155.52 MHz clock true input (REFCLK). A divided-by-16 clock  
output is also provided (CLK16/CLK16N). The setup and hold time of the parallel inputs (D0..D15) are speci-  
fied with respect to the falling edge of CLK16, so that CLK16/CLK16N can be used to clock the data source of  
D0..D15.  
VSC8063 Block Diagram  
D0  
16:1  
Output  
Register  
DO  
DON  
D1  
Parallel Data  
Multiplexer  
Input  
Registers  
Receivers  
D15  
CLK16  
Timing  
Generator  
Clock/16  
CLK16N  
CMU  
x16  
Bit Rate Clock  
REFCLK  
REFCLKN  
G52134-0, Rev. 3.4  
3/23/98  
VITESSE SEMICONDUCTOR CORPORATION  
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896  
Page 1  

与VSC8063QH相关器件

型号 品牌 获取价格 描述 数据表
VSC8071 ETC

获取价格

Logic IC
VSC8071BA ETC

获取价格

Optoelectronic
VSC8071BAL ETC

获取价格

Optoelectronic
VSC8072 ETC

获取价格

Logic IC
VSC8072BA ETC

获取价格

Optoelectronic
VSC8072BAL ETC

获取价格

Optoelectronic
VSC8073 MICROSEMI

获取价格

Telecom Circuit, 1-Func, PQFP80, HEAT SINK, PLASTIC, QFP-80
VSC8073RB MICROSEMI

获取价格

Telecom Circuit, 1-Func, PQFP80, HEAT SINK, PLASTIC, QFP-80
VSC8073RB VITESSE

获取价格

Telecom Circuit, 1-Func, PQFP80, HEAT SINK, PLASTIC, QFP-80
VSC8074 MICROSEMI

获取价格

Telecom Circuit, 1-Func, PQFP80, HEAT SINK, PLASTIC, QFP-80