5秒后页面跳转
VS1001 PDF预览

VS1001

更新时间: 2024-11-20 22:15:23
品牌 Logo 应用领域
其他 - ETC 解码器编解码器
页数 文件大小 规格书
39页 415K
描述
MPEG AUDIO CODEC

VS1001 数据手册

 浏览型号VS1001的Datasheet PDF文件第2页浏览型号VS1001的Datasheet PDF文件第3页浏览型号VS1001的Datasheet PDF文件第4页浏览型号VS1001的Datasheet PDF文件第5页浏览型号VS1001的Datasheet PDF文件第6页浏览型号VS1001的Datasheet PDF文件第7页 
VS1001K  
DATASHEET  
VS1001k - MPEG AUDIO CODEC  
Features  
Description  
MPEG audio layer 3 decoder (ISO11172-3)  
Supports MPEG 1 & 2, and 2.5 extensions,  
VS1001k is a single-chip solution for an MPEG  
layer 3 audio decoder. The chip contains a high-  
performance low-power DSP processor (VS DSP),  
working memory, 4 KiB program RAM and 0.5  
KiB data RAM for user applications, serial con-  
trol and input data interfaces, and a high-quality  
oversampling variable-sample-rate stereo DAC, fol-  
lowed by an earphone amplifier and a ground buffer.  
all their sample rates and bit rates, in mono  
and stereo  
Supports PCM input  
Supports VBR (variable bitrate)  
Can be used as a slave co-processor  
Operates with single clock 12..13 MHz or  
24..26 MHz  
Extremely low-power operation  
On-chip high-quality stereo DAC with no  
VS1001k receives its input bitstream through a  
serial input bus, which it listens to as a system  
slave. The input stream is decoded and passed  
through a analog/digital hybrid volume control to  
an 18-bit oversampling multi-bit sigma-delta DAC.  
The decoding is controlled via a serial control bus.  
In addition to the basic decoding, it is possible to  
add application specific features, like DSP effects,  
to the user RAM memory.  
phase error between channels  
Internal Op-Amp in BGA-49 and LQFP-48  
packages  
Stereo earphone driver capable of driving a  
30 load.  
Separate 2.5 .. 3.6V operating voltages for  
analog and digital  
4 KiB On-chip RAM for user code  
Serial control and data interfaces  
New functions may be added with software  
VS1001  
audio  
L
stereo ear−  
phone driver  
stereo  
DAC  
R
output  
DREQ  
serial  
DCLK  
data  
SDATA  
BSYNC  
x−ROM  
x−RAM  
y−RAM  
y−ROM  
SDI  
Bus  
interface  
X Bus  
VS_DSP  
SCI  
Bus  
SO  
serial  
control  
interface  
SI  
SCLK  
XCS  
Y Bus  
I Bus  
program  
RAM  
program  
ROM  
Version 4.11, 2003-09-18  
1

与VS1001相关器件

型号 品牌 获取价格 描述 数据表
VS1001K ETC

获取价格

MPEG AUDIO CODEC
VS1002D ETC

获取价格

MP3 AUDIO CODEC
VS1003 ETC

获取价格

MP3 / WMA AUDIO CODEC
VS1003B-L CONSONANCE

获取价格

芬兰VLSI厂家生产的音频编解码芯片
VS1005 ETC

获取价格

此产品是芬兰VLSI刚刚研发成功的音频编解码芯片样品
VS100AE ETC

获取价格

CAMERA MONOCHROME
VS100B LAMBDA

获取价格

Single output 10W~150W
VS100B-12 LAMBDA

获取价格

Single output 10W~150W
VS100B-12 INFINEON

获取价格

AC-DC Regulated Power Supply Module, 1 Output, 105W
VS100B-12 TDK

获取价格