5秒后页面跳转
V62/06665-01XE PDF预览

V62/06665-01XE

更新时间: 2024-11-26 12:47:19
品牌 Logo 应用领域
德州仪器 - TI 振荡器预分频器多谐振动器触发器逻辑集成电路光电二极管输入元件时钟
页数 文件大小 规格书
17页 426K
描述
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

V62/06665-01XE 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:GREEN, PLASTIC, SOIC-16针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:6 weeks风险等级:5.17
Is Samacsys:N其他特性:EDGE TRIGGERED FROM ACTIVE-HIGH OR ACTIVE-LOW GATED LOGIC INPUTS
系列:AHC/VHC/H/U/VJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:9.9 mm
负载电容(CL):50 pF逻辑集成电路类型:MONOSTABLE MULTIVIBRATOR
最大I(ol):0.008 A湿度敏感等级:1
位数:2数据/时钟输入次数:2
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TR峰值回流温度(摄氏度):260
电源:2/5.5 V最大电源电流(ICC):0.04 mA
传播延迟(tpd):27.5 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:1.75 mm
子类别:Prescaler/Multivibrators最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.91 mmBase Number Matches:1

V62/06665-01XE 数据手册

 浏览型号V62/06665-01XE的Datasheet PDF文件第2页浏览型号V62/06665-01XE的Datasheet PDF文件第3页浏览型号V62/06665-01XE的Datasheet PDF文件第4页浏览型号V62/06665-01XE的Datasheet PDF文件第5页浏览型号V62/06665-01XE的Datasheet PDF文件第6页浏览型号V62/06665-01XE的Datasheet PDF文件第7页 
SN74AHC123A-EP  
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR  
www.ti.com  
SCLS703AJULY 2006REVISED MARCH 2007  
FEATURES  
Controlled Baseline  
Overriding Clear Terminates Output Pulse  
Glitch-Free Power-Up Reset On Outputs  
One Assembly Site  
One Test Site  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
One Fabrication Site  
ESD Protection Exceeds JESD 22  
Extended Temperature Performance of –55°C  
to 125°C  
xxx  
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
Enhanced Diminishing Manufacturing Sources  
(DMS) Support  
1000-V Charged-Device Model (C101)  
Enhanced Product-Change Notification  
(1)  
Qualification Pedigree  
D PACKAGE  
(TOP VIEW)  
Operating Range 2-V to 5.5-V VCC  
Schmitt-Trigger Circuitry On A, B, and CLR  
Inputs for Slow Input Transition Rates  
1A  
1B  
VCC  
16  
15  
1
2
3
4
5
6
7
8
1Rext/Cext  
Edge Triggered From Active-High or  
Active-Low Gated Logic Inputs  
1CLR  
1Q  
14 1Cext  
13  
1Q  
Retriggerable for Long Output Pulses  
2Q  
12 2Q  
11  
(1) Component qualification in accordance with JEDEC and  
industry standards to ensure reliable operation over an  
extended temperature range. This includes, but is not limited  
to, Highly Accelerated Stress Test (HAST) or biased 85/85,  
temperature cycle, autoclave or unbiased HAST,  
2Cext  
2Rext/Cext  
GND  
2CLR  
10  
9
2B  
2A  
electromigration, bond intermetallic life, and mold compound  
life. Such qualification testing should not be viewed as  
justifying use of this component beyond specified  
performance and environmental limits.  
xxx  
DESCRIPTION/ORDERING INFORMATION  
The SN74AHC123A device is a dual retriggerable monostable multivibrator designed for 2-V to 5.5-V VCC  
operation.  
This edge-triggered multivibrator features output pulse-duration control by three methods. In the first method, the  
A input is low, and the B input goes high. In the second method, the B input is high, and the A input goes low. In  
the third method, the A input is low, the B input is high, and the clear (CLR) input goes high.  
The output pulse duration is programmed by selecting external resistance and capacitance values. The external  
timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected  
between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable resistance between  
Rext/Cext and VCC. The output pulse duration can be reduced by taking CLR low.  
Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input  
pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition  
rates with jitter-free triggering at the outputs.  
Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (A) or  
high-level-active (B) input. Pulse duration can be reduced by taking CLR low. CLR can be used to override A or  
B inputs. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.  
The variance in output pulse duration from device to device is less than ±0.5% (typ) for given external timing  
components. An example of this distribution for the SN74AHC123A is shown in Figure 10. Variations in output  
pulse duration versus supply voltage and temperature are shown in Figure 6.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2006–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与V62/06665-01XE相关器件

型号 品牌 获取价格 描述 数据表
V62/06666-01XE TI

获取价格

SINGLE 2-INPUT EXCLUSIVE-OR GATE
V62/06667-01XE TI

获取价格

OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
V62/06668-01XE TI

获取价格

13 位 250MSPS 模数转换器 (ADC) - 增强型产品 | PFP | 80 |
V62/06669-01XE TI

获取价格

13 位、210MSPS 模数转换器 (ADC) - 增强型产品 | PFP | 80 |
V62/06670-01XE TI

获取价格

BACKUP-BATTERY SUPERVISORS FOR RAM RETENTION
V62/06670-03XE TI

获取价格

BACKUP-BATTERY SUPERVISORS FOR RAM RETENTION
V62/06671-01XE TI

获取价格

16-Bit, Ultra-Low Power, Voltage-Output Digital-to-Analog Converters
V62/06671-02XE TI

获取价格

16-Bit, Ultra-Low Power, Voltage-Output Digital-to-Analog Converters
V62/06671-03YE TI

获取价格

16-Bit, Ultra-Low Power, Voltage-Output Digital-to-Analog Converters
V62/06671-04YE TI

获取价格

16-Bit, Ultra-Low Power, Voltage-Output Digital-to-Analog Converters