5秒后页面跳转
UPD44325182F5-E40-EQ2 PDF预览

UPD44325182F5-E40-EQ2

更新时间: 2024-01-12 01:32:16
品牌 Logo 应用领域
日电电子 - NEC 存储内存集成电路静态存储器
页数 文件大小 规格书
32页 348K
描述
36M-BIT QDRII SRAM 2-WORD BURST OPERATION

UPD44325182F5-E40-EQ2 技术参数

是否Rohs认证:符合生命周期:Active
零件包装代码:BGA针数:165
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.64
Is Samacsys:N最长访问时间:0.45 ns
最大时钟频率 (fCLK):250 MHzI/O 类型:SEPARATE
JESD-30 代码:R-PBGA-B165内存密度:37748736 bit
内存集成电路类型:STANDARD SRAM内存宽度:18
端子数量:165字数:2097152 words
字数代码:2000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:2MX18输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA165,11X15,40封装形状:RECTANGULAR
封装形式:GRID ARRAY并行/串行:PARALLEL
电源:1.5/1.8,1.8 V认证状态:Not Qualified
最大待机电流:0.4 A最小待机电流:1.7 V
子类别:SRAMs最大压摆率:1.05 mA
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
Base Number Matches:1

UPD44325182F5-E40-EQ2 数据手册

 浏览型号UPD44325182F5-E40-EQ2的Datasheet PDF文件第2页浏览型号UPD44325182F5-E40-EQ2的Datasheet PDF文件第3页浏览型号UPD44325182F5-E40-EQ2的Datasheet PDF文件第4页浏览型号UPD44325182F5-E40-EQ2的Datasheet PDF文件第5页浏览型号UPD44325182F5-E40-EQ2的Datasheet PDF文件第6页浏览型号UPD44325182F5-E40-EQ2的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD44325082, 44325092, 44325182, 44325362  
36M-BIT QDRTMII SRAM  
2-WORD BURST OPERATION  
Description  
The µPD44325082 is a 4,194,304-word by 8-bit, the µPD44325092 is a 4,194,304-word by 9-bit, the µPD44325182 is a  
2,097,152-word by 18-bit and the µPD44325362 is a 1,048,576-word by 36-bit synchronous quad data rate static RAM  
fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.  
The µPD44325082, µPD44325092, µPD44325182 and µPD44325362 integrate unique synchronous peripheral  
circuitry and a burst counter. All input registers controlled by an input clock pair (K and /K) are latched on the positive  
edge of K and /K.  
These products are suitable for application which require synchronous operation, high speed, low voltage, high density  
and wide bit configuration.  
These products are packaged in 165-pin PLASTIC FBGA.  
Features  
1.8 ± 0.1 V power supply and HSTL I/O  
DLL circuitry for wide output data valid window and future frequency scaling  
Separate independent read and write data ports with concurrent transactions  
100% bus utilization DDR READ and WRITE operation  
Two-tick burst for low DDR transaction size  
Two input clocks (K and /K) for precise DDR timing at clock rising edges only  
Two output clocks (C and /C) for precise flight time and clock skew matching-clock  
and data delivered together to receiving device  
Internally self-timed write control  
Clock-stop capability with µs restart  
User programmable impedance output  
Fast clock cycle time : 4.0 ns (250 MHz), 5.0 ns (200 MHz)  
Simple control logic for easy depth expansion  
JTAG boundary scan  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all products and/or types are available in every country. Please check with an NEC Electronics  
sales representative for availability and additional information.  
Document No. M16783EJ1V0DS00 (1st edition)  
Date Published October 2004 NS CP(K)  
Printed in Japan  
The mark  
shows major revised points.  
2003  

与UPD44325182F5-E40-EQ2相关器件

型号 品牌 描述 获取价格 数据表
UPD44325182F5-E40-EQ2-A NEC QDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, LEAD FREE, PLASTIC, BGA-165

获取价格

UPD44325182F5-E40Y-EQ2 NEC QDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, PLASTIC, BGA-165

获取价格

UPD44325182F5-E40Y-EQ2-A NEC QDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, LEAD FREE, PLASTIC, BGA-165

获取价格

UPD44325182F5-E50-EQ2 NEC 36M-BIT QDRII SRAM 2-WORD BURST OPERATION

获取价格

UPD44325182F5-E50Y-EQ2-A NEC QDR SRAM, 2MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, LEAD FREE, PLASTIC, BGA-165

获取价格

UPD44325184BF5-E33-FQ1 RENESAS 2MX18 QDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, PLASTIC, BGA-165

获取价格