5秒后页面跳转
UPD44325184F5-E40-EQ2 PDF预览

UPD44325184F5-E40-EQ2

更新时间: 2024-02-15 00:52:12
品牌 Logo 应用领域
日电电子 - NEC 静态存储器
页数 文件大小 规格书
36页 367K
描述
36M-BIT QDRII SRAM 4-WORD BURST OPERATION

UPD44325184F5-E40-EQ2 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:BGA针数:165
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.84
最长访问时间:0.45 ns最大时钟频率 (fCLK):250 MHz
I/O 类型:COMMONJESD-30 代码:R-PBGA-B165
内存密度:37748736 bit内存集成电路类型:STANDARD SRAM
内存宽度:18端子数量:165
字数:2097152 words字数代码:2000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:2MX18
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA165,11X15,40
封装形状:RECTANGULAR封装形式:GRID ARRAY
并行/串行:PARALLEL电源:1.5/1.8,1.8 V
认证状态:Not Qualified最大待机电流:0.4 A
最小待机电流:1.7 V子类别:SRAMs
最大压摆率:0.95 mA表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM

UPD44325184F5-E40-EQ2 数据手册

 浏览型号UPD44325184F5-E40-EQ2的Datasheet PDF文件第2页浏览型号UPD44325184F5-E40-EQ2的Datasheet PDF文件第3页浏览型号UPD44325184F5-E40-EQ2的Datasheet PDF文件第4页浏览型号UPD44325184F5-E40-EQ2的Datasheet PDF文件第5页浏览型号UPD44325184F5-E40-EQ2的Datasheet PDF文件第6页浏览型号UPD44325184F5-E40-EQ2的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD44325084, 44325094, 44325184, 44325364  
36M-BIT QDRTMII SRAM  
4-WORD BURST OPERATION  
Description  
The µPD44325084 is a 4,194,304-word by 8-bit, the µPD44325094 is a 4,194,304-word by 9-bit, the µPD44325184 is a  
2,097,152-word by 18-bit and the µPD44325364 is a 1,048,576-word by 36-bit synchronous quad data rate static RAM  
fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.  
The µPD44325084, µPD44325094, µPD44325184 and µPD44325364 integrate unique synchronous peripheral  
circuitry and a burst counter. All input registers controlled by an input clock pair (K and /K) are latched on the positive  
edge of K and /K.  
These products are suitable for application which require synchronous operation, high speed, low voltage, high density  
and wide bit configuration.  
These products are packaged in 165-pin PLASTIC FBGA.  
Features  
1.8 ± 0.1 V power supply and HSTL I/O  
DLL circuitry for wide output data valid window and future frequency scaling  
Separate independent read and write data ports with concurrent transactions  
100% bus utilization DDR READ and WRITE operation  
Four-tick burst for reduced address frequency  
Two input clocks (K and /K) for precise DDR timing at clock rising edges only  
Two output clocks (C and /C) for precise flight time  
and clock skew matching-clock and data delivered together to receiving device  
Internally self-timed write control  
Clock-stop capability with µs restart  
User programmable impedance output  
Fast clock cycle time : 3.3 ns (300 MHz) , 4.0 ns (250 MHz) , 5.0 ns (200 MHz)  
Simple control logic for easy depth expansion  
JTAG boundary scan  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all products and/or types are available in every country. Please check with an NEC Electronics  
sales representative for availability and additional information.  
Document No. M16784EJ1V0DS00 (1st edition)  
Date Published October 2004 NS CP(K)  
Printed in Japan  
The mark  
shows major revised points.  
2003  

与UPD44325184F5-E40-EQ2相关器件

型号 品牌 描述 获取价格 数据表
UPD44325184F5-E50-EQ2 NEC 36M-BIT QDRII SRAM 4-WORD BURST OPERATION

获取价格

UPD44325362BF5-E33Y-FQ1-A RENESAS 1MX36 QDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, LEAD FREE, PLASTIC, BGA-165

获取价格

UPD44325362BF5-E35-FQ1 RENESAS 1MX36 QDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, PLASTIC, BGA-165

获取价格

UPD44325362BF5-E35-FQ1-A RENESAS 1MX36 QDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, LEAD FREE, PLASTIC, BGA-165

获取价格

UPD44325362BF5-E35Y-FQ1 RENESAS 1MX36 QDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, PLASTIC, BGA-165

获取价格

UPD44325362BF5-E35Y-FQ1-A RENESAS 1MX36 QDR SRAM, 0.45ns, PBGA165, 15 X 17 MM, LEAD FREE, PLASTIC, BGA-165

获取价格