Datasheet > U74HCT7046_15

U74HCT7046_15

更新时间： 2024-11-20 00:46:11

品牌	Logo	应用领域
友顺 - UTC		/
页数	文件大小	规格书
16页	408K
描述
PHASE LOCKED LOOP WITH VCO & LOCK DETECTOR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

U74HCT7046_15 数据手册

UNISONIC TECHNOLOGIES CO., LTD

U74HCT7046

CMOS IC

PHASE LOCKED LOOP WITH VCO &

LOCK DETECTOR

DESCRIPTION

The U74HCT7046 is phase-locked-loop circuit that comprise a linear

voltage-controlled oscillator (VCO), two-phase comparators (PC1, PC2),

a lock detector, a common signal input amplifier and a common

comparator input.

The lock detector capacitor should be connected between pin

15(CLD) and pin 8(GND).For a frequency range of 100kHz to 10MHz,the

lock detector capacitor must be 1000pF to 10pF,respectively.

The signal can be directly coupled to large voltage signals, or with a

series capacitor coupled to small signals. Small voltage signals can be

kept within the linear region of the input amplifiers with a self-bias input

circuit. The U74HCT7046 and a passive low-pass filter form a

second-order loop PLL. With a linear op-amp, the VCO achieves

excellent linearity.

The VCO requires external capacitor and resistor. R1 (between R1

and GND) and capacitor C1 (between C1A and C1B) determine the

frequency range of the VCO. R2 (between R2 and GND) enables the

VCO to have a frequency offset if required.

For the high input impedance of the VCO, the design of low-pass filters is simplified, and the designer has a wide

choice of resistor/capacitor ranges. At pin 10 (DEM_OUT), a demodulator output of the VCO input voltage is provided

in order not to load the low-pass filter. In conventional techniques, the DEM_OUTvoltage is one threshold voltage

lower than the VCO input voltage, but the DEM_OUTvoltage of U74HCT7046 equals the VCO input voltage. When

DEM_OUTis used, a load resistor (RS) should be connected from DEM_OUTto GND; but if unused, DEM_OUTshould be

left open. The VCO output (VCO_OUT) can be connected directly or via a frequency-divider to the comparator input

(COMP_IN). If the VCO input is held at a constant DC level, the VCO output signal has a duty factor of 50%

(maximum expected deviation 1%). A LOW level at the inhibit input (INH) enables the VCO and demodulator, while

a HIGH level turns both off to minimize standby power consumption.

FEATURES

* Operating Power Supply Voltage Range: Digital Section 4.5 to 5.5 V

VCO Section 4.5 to 5.5 V

* Up to 18 MHz (typ.) Centre Frequency at V_CC= 5V

* Excellent V_COFrequency Linearity

* VCO-Inhibit Control For ON/OFF Keying and for Low Standby Power Consumption

* Minimal Frequency Drift

* Zero Voltage Offset due to OP-Amp Buffering

www.unisonic.com.tw

1 of 16

QW-R502-851.A

12 3 4 5 6 7...16

中文翻译

下载PDF

与U74HCT7046_15相关器件

型号	品牌	获取价格	描述	数据表
U74HCT7046G-P16-R	UTC	获取价格	PHASE LOCKED LOOP WITH VCO & LOCK DETECTOR
U74HCT7046G-P16-T	UTC	获取价格	PHASE LOCKED LOOP WITH VCO & LOCK DETECTOR
U74HCT7046G-S16-R	UTC	获取价格	PHASE LOCKED LOOP WITH VCO & LOCK DETECTOR
U74HCT7046G-S16-T	UTC	获取价格	PHASE LOCKED LOOP WITH VCO & LOCK DETECTOR
U74HCT7046L-P16-R	UTC	获取价格	PHASE LOCKED LOOP WITH VCO & LOCK DETECTOR
U74HCT7046L-P16-T	UTC	获取价格	PHASE LOCKED LOOP WITH VCO & LOCK DETECTOR
U74HCT7046L-S16-R	UTC	获取价格	PHASE LOCKED LOOP WITH VCO & LOCK DETECTOR
U74HCT7046L-S16-T	UTC	获取价格	PHASE LOCKED LOOP WITH VCO & LOCK DETECTOR
U74HCT73	UTC	获取价格	-0.5
U74HCU04	UTC	获取价格	-0.5v

与U74HCT7046_15相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

45

产品中心

服务支持

精选活动

关于我们

帮助中心

U74HCT7046_15

U74HCT7046_15 数据手册

与U74HCT7046_15相关器件

与U74HCT7046_15相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

U74HCT7046_15

U74HCT7046_15 数据手册

与U74HCT7046_15相关器件

与U74HCT7046_15相关文章

您还可以找

您在本页遇到什么问题？