TSB41BA3-EP
IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
SGLS173 – JUNE 2003
D
Controlled Baseline
– One Assembly/Test Site, One Fabrication
Site
D
D
D
Low-Power Sleep Mode
Automotive Sleep Mode Support
Fully Compliant With Open Host Controller
Interface (HCI) Requirements
D
D
D
D
D
Extended Temperature Performance of
–40°C to 110°C
D
Cable Power Presence Monitoring
Enhanced Diminishing Manufacturing
Sources (DMS) Support
D
Cable Ports Monitor Line Conditions for
Active Connection to Remote Node
Enhanced Product-Change Notification
D
D
Register Bits Give Software Control of
Contender Bit, Power Class Bits, Link
Active Control Bit, and 1394a-2000
Features
†
Qualification Pedigree
Fully Supports Provisions of IEEE
1394b-2002 at S100, S100B, S200, S200B,
S400, and S400B Signaling Rates (B
Signifies 1394b Signaling)
Data Interface to Link-Layer Controller Pin
Selectable From 1394a-2000 Mode (2/4/8
Parallel Bits at 49.152 MHz) or 1394b Mode
(8 Parallel Bits at 98.304 MHz)
D
D
D
Fully Supports Provisions of IEEE
1394a-2000 and 1394-1995 Standards for
High Performance Serial Bus
D
D
D
Interface to Link-Layer Controller Supports
Low Cost TI Bus-Holder Isolation
Fully Interoperable With Firewire ,
SB1394 , DishWire , and i.LINK
Implementation of IEEE Std 1394
Interoperable With Link-Layer Controllers
Using 3.3-V Supplies
Provides Three Fully Backward
Compatible, (1394a-2000 Fully Compliant)
Bilingual 1394b Cable Ports at
Interoperable With Other 1394 Physical
Layers (PHYs) Using 1.8-V, 3.3-V, and 5-V
Supplies
400 Megabits per Second (Mbits/s)
D
Low Cost 49.152-MHz Crystal Provides
Transmit and Receive Data at
100/200/400 Mbits/s, and Link-Layer
Controller Clock at 49.152 MHz and
98.304 MHz
D
D
Same Three Fully Backward Compatible
Ports Are 1394a-2000 Fully Compliant
Cable Ports at 100/200/400 Mbits/s
Full 1394a-2000 Support Includes:
– Connection Debounce
– Arbitrated Short Reset
– Multispeed Concatenation
– Arbitration Acceleration
– Fly-By Concatenation
– Port Disable/Suspend/Resume
– Extended Resume Signaling for
Compatibility With Legacy DV Devices
D
D
Separate Bias (TPBIAS) for Each Port
Low Cost, High Performance 80-Pin TQFP
(PFP) Thermally Enhanced Package
D
Software Device Reset (SWR)
D
Fail-Safe Circuitry Senses Sudden Loss of
Power to the Device and Disables the Ports
to Ensure That the TSB41BA3 Does Not
Load the TPBIAS of Any Connected Device
and Blocks Any Leakage From the Port
Back to Power Plane
D
Power-Down Features to Conserve Energy
in Battery Powered Applications
†
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
D
The TSB41BA3 Has a 1394a-2000
Compliant Common-Mode Noise Filter on
the Incoming Bias Detect Circuit to Filter
Out Cross-Talk Noise
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Implements technology covered by one or more patents of Apple Computer, Incorporated and SGS Thompson, Limited.
i.LINK is a trademark of Sony Corporation.
FireWire is a trademark of Apple Computer Incorporated.
Copyright 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265