5秒后页面跳转
捷配首页

Datasheet > TSB41LV06A_16
TSB41LV06A_16 PDF预览

TSB41LV06A_16

更新时间： 2024-11-28 02:58:47
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
51页 798K
描述
IEEE 1394b SIX-PORT CABLE TRANSCEIVER/ARBITER

阅读下载

中文翻译

获取价格

TSB41LV06A_16 数据手册

 浏览型号TSB41LV06A_16的Datasheet PDF文件第2页浏览型号TSB41LV06A_16的Datasheet PDF文件第3页浏览型号TSB41LV06A_16的Datasheet PDF文件第4页浏览型号TSB41LV06A_16的Datasheet PDF文件第5页浏览型号TSB41LV06A_16的Datasheet PDF文件第6页浏览型号TSB41LV06A_16的Datasheet PDF文件第7页 
ꢀ ꢁꢂ ꢃꢄ ꢅꢆ ꢇꢈ ꢉ  
ꢊꢋ ꢋꢋ ꢄ ꢌ ꢍ ꢃ ꢎ ꢁꢊ ꢏꢐꢑ ꢒꢓꢀ ꢔꢉꢂ ꢅꢋ ꢀ ꢓꢉꢕꢁ ꢔꢋꢊ ꢆꢋꢓꢖ ꢉ ꢓꢂ ꢊ ꢀꢋ ꢓ  
SLLS363A − SEPTEMBER 1999 − REVISED NOVEMBER 2000  
D
Fully Supports Provisions of IEEE 1394−  
D
Register Bits Give Software Control of  
Contender Bit, Power Class bits, Link  
Active Control Bit and P1394a Features  
1995 Standard for High Performance Serial  
†
Bus and the P1394a Supplement  
D
D
D
Fully Interoperable With FireWireand  
i.LINKImplementation of IEEE Std 1394  
Fully Compliant With OpenHCI  
Requirements  
D
D
Data Interface to Link-Layer Controller  
Through 2/4/8 Parallel Lines at 49.152 MHz  
Interface to Link Layer Controller Supports  
Low Cost TI Bus-Holder Isolation and  
Optional Annex J Electrical Isolation  
Provides Six P1394a Fully Compliant Cable  
Ports at 100/200/400 Megabits per Second  
(Mbits/s)  
D
D
D
Interoperable With Link-Layer Controllers  
Using 3.3 V and 5 V Supplies  
D
Full P1394a Support Includes: Connection  
Debounce, Arbitrated Short Reset,  
Multispeed Concatenation, Arbitration  
Acceleration, Fly-By Concatenation, Port  
Disable/Suspend/Resume  
Interoperable With Other Physical Layers  
(PHYs) Using 3.3 V and 5 V Supplies  
Low Cost 24.576-MHz Crystal Provides  
Transmit, Receive Data at 100/200/400  
Mbits/s, and Link-Layer Controller Clock at  
49.152 MHz  
D
D
Extended Resume Signaling for  
Compatibility With Legacy DV Devices  
D
D
D
D
D
D
Incoming Data Resynchronized to Local  
Clock  
Power-Down Features to Conserve Energy  
in Battery Powered Applications Include:  
Automatic Device Power-Down During  
Suspend, Device Power-Down Terminal,  
Link Interface Disable via LPS, and Inactive  
Ports Powered-Down  
Logic Performs System Initialization and  
Arbitration Functions  
Encode and Decode Functions Included for  
Data-Strobe Bit Level Encoding  
Separate Cable Bias (TPBIAS) for Each Port  
Single 3.3-V Supply Operation  
D
D
Ultralow-Power Sleep Mode  
Node Power Class Information Signaling  
for System Power Management  
Low Cost High Performance 100-Pin TQFP  
(PZP) Thermally Enhanced Package  
D
Cable Power Presence Monitoring  
D
Direct Drop-In Upgrade for TSB41LV06PZP  
D
Cable Ports Monitor Line Conditions for  
Active Connection to Remote Node  
description  
The TSB41LV06A provides the digital and analog transceiver functions needed to implement a six-port node  
in a cable-based IEEE 1394 network. Each cable port incorporates two differential line transceivers. The  
transceivers include circuitry to monitor the line conditions as needed for determining connection status, for  
initialization and arbitration, and for packet reception and transmission. The TSB41LV06A is designed to  
interface with a link layer controller (LLC), such as the TSB12LV21, TSB12LV22, TSB12LV23, TSB12LV31,  
TSB12LV41, TSB12LV42, or TSB12LV01A.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
†
Implements technology covered by one or more patents of Apple Computer, Incorporated and SGS Thompson, Limited.  
i.LINK is a trademark of Sony Corporation  
FireWire is a trademark of Apple Computer, Incorporated.  
ꢑ
ꢑ
ꢓ
ꢒ
ꢧ
ꢗ
ꢢ
ꢘ
ꢔ
ꢠ
ꢀ
ꢡ
ꢊ
ꢜ
ꢒ
ꢚ
ꢕ
ꢛ
ꢗ
ꢉ
ꢀ
ꢉ
ꢙ
ꢚ
ꢣ
ꢛ
ꢜ
ꢡ
ꢝ
ꢞ
ꢎ
ꢎ
ꢟ
ꢟ
ꢙ
ꢙ
ꢜ
ꢜ
ꢚ
ꢚ
ꢙ
ꢠ
ꢠ
ꢤ
ꢡ
ꢢ
ꢝ
ꢝ
ꢣ
ꢣ
ꢚ
ꢟ
ꢎ
ꢞ
ꢠ
ꢠ
ꢜ
ꢛ
ꢤ
ꢀꢣ  
ꢢ
ꢥ
ꢠ
ꢦ
ꢙ
ꢡ
ꢎ
ꢠ
ꢟ
ꢙ
ꢟ
ꢜ
ꢝ
ꢚ
ꢢ
ꢧ
ꢎ
ꢚ
ꢟ
ꢟ
ꢣ
ꢠ
ꢨ
Copyright 2000, Texas Instruments Incorporated  
ꢝ
ꢜ
ꢡ
ꢟ
ꢜ
ꢝ
ꢞ
ꢟ
ꢜ
ꢠ
ꢤ
ꢙ
ꢛ
ꢙ
ꢡ
ꢣ
ꢝ
ꢟ
ꢩ
ꢟ
ꢣ
ꢝ
ꢜ
ꢛ
ꢪ
ꢎ
ꢊ
ꢚ
ꢞ
ꢣ
ꢠ
ꢟ
ꢎ
ꢚ
ꢧ
ꢎ
ꢝ
ꢧ
ꢫ
ꢎ
ꢟ ꢣ ꢠ ꢟꢙ ꢚꢭ ꢜꢛ ꢎ ꢦꢦ ꢤꢎ ꢝ ꢎ ꢞ ꢣ ꢟ ꢣ ꢝ ꢠ ꢨ  
ꢝ
ꢝ
ꢎ
ꢚ
ꢟ
ꢬ
ꢨ
ꢑ
ꢝ
ꢜ
ꢧ
ꢢ
ꢡ
ꢟ
ꢙ
ꢜ
ꢚ
ꢤ
ꢝ
ꢜ
ꢡ
ꢣ
ꢠ
ꢠꢙ  
ꢚ
ꢭ
ꢧ
ꢜ
ꢣ
ꢠ
ꢚ
ꢜ
ꢟ
ꢚ
ꢣ
ꢡꢣ  
ꢠ
ꢠ
ꢎ
ꢝ
ꢙ
ꢦ
ꢬ
ꢙ
ꢚ
ꢡ
ꢦ
ꢢ
ꢧ
ꢣ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...51

中文翻译

下载PDF

与TSB41LV06A_16相关器件

型号 品牌 获取价格 描述 数据表
TSB41LV06APZP TI

获取价格

 		IEEE 1394a SIX-PORT CABLE TRANSCEIVER/ARBITER
TSB41LV06APZPG4 TI

获取价格

 		IEEE 1394a Six-Port Cable Transceiver/Arbiter 100-HTQFP 0 to 70
TSB41LV06PZP TI

获取价格

 		IEEE 1394a SIX-PORT CABLE TRANSCEIVER/ARBITER
TSB422 LITTELFUSE

获取价格

 		工作（断开延迟） 必须在计时之前和计时期间施加输入电压。 启动开关闭合后，输出通电。 Th
TSB42AA4 TI

获取价格

 		IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4I TI

获取价格

 		IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4IPDT TI

获取价格

 		IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4PDT TI

获取价格

 		IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA4PGE TI

获取价格

 		IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AA9 TI

获取价格

 		STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS

与TSB41LV06A_16相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证