TMS320DM642
Video/Imaging Fixed-Point Digital Signal Processor
www.ti.com
SPRS200J–JULY 2002–REVISED AUGUST 2005
1 TMS320DM642 Video/Imaging Fixed-Point Digital Signal Processor
1.1 Features
Memory Space
•
High-Performance Digital Media Processor
–
–
–
–
–
2-, 1.67-, 1.39-ns Instruction Cycle Time
500-, 600-, 720-MHz Clock Rate
Eight 32-Bit Instructions/Cycle
4000, 4800, 5760 MIPS
•
•
Enhanced Direct-Memory-Access (EDMA)
Controller (64 Independent Channels)
10/100 Mb/s Ethernet MAC (EMAC)
–
–
–
IEEE 802.3 Compliant
Media Independent Interface (MII)
8 Independent Transmit (TX) Channels and
1 Receive (RX) Channel
Fully Software-Compatible With C64x™
•
VelociTI.2™ Extensions to VelociTI™
Advanced Very-Long-Instruction-Word (VLIW)
TMS320C64x™ DSP Core
•
•
Management Data Input/Output (MDIO)
Three Configurable Video Ports
–
Eight Highly Independent Functional Units
With VelociTI.2™ Extensions:
–
Providing a Glueless I/F to Common Video
Decoder and Encoder Devices
•
Six ALUs (32-/40-Bit), Each Supports
Single 32-Bit, Dual 16-Bit, or Quad 8-Bit
Arithmetic per Clock Cycle
–
Supports Multiple Resolutions/Video Stds
•
VCXO Interpolated Control Port (VIC)
Supports Audio/Video Synchronization
•
Two Multipliers Support Four 16 x 16-Bit
Multiplies (32-Bit Results) per Clock
Cycle or Eight 8 x 8-Bit Multiplies (16-Bit
Results) per Clock Cycle
–
•
•
Host-Port Interface (HPI) [32-/16-Bit]
32-Bit/66-MHz, 3.3-V Peripheral Component
Interconnect (PCI) Master/Slave Interface
Conforms to PCI Specification 2.2
–
Load-Store Architecture With Non-Aligned
Support
64 32-Bit General-Purpose Registers
Instruction Packing Reduces Code Size
All Instructions Conditional
–
–
–
•
Multichannel Audio Serial Port (McASP)
–
–
Eight Serial Data Pins
Wide Variety of I2S and Similar Bit Stream
Format
•
•
Instruction Set Features
–
–
–
–
–
Byte-Addressable (8-/16-/32-/64-Bit Data)
8-Bit Overflow Protection
Bit-Field Extract, Set, Clear
Normalization, Saturation, Bit-Counting
VelociTI.2™ Increased Orthogonality
–
Integrated Digital Audio I/F Transmitter
Supports S/PDIF, IEC60958-1, AES-3,
CP-430 Formats
•
•
•
•
•
•
Inter-Integrated Circuit (I2C Bus™)
Two Multichannel Buffered Serial Ports
Three 32-Bit General-Purpose Timers
Sixteen General-Purpose I/O (GPIO) Pins
Flexible PLL Clock Generator
L1/L2 Memory Architecture
–
–
–
128K-Bit (16K-Byte) L1P Program Cache
(Direct Mapped)
128K-Bit (16K-Byte) L1D Data Cache (2-Way
Set-Associative)
2M-Bit (256K-Byte) L2 Unified Mapped
RAM/Cache (Flexible RAM/Cache
Allocation)
IEEE-1149.1 (JTAG) Boundary-
Scan-Compatible
•
•
548-Pin Ball Grid Array (BGA) Package
(GDK and ZDK Suffixes), 0.8-mm Ball Pitch
•
•
Endianess: Little Endian, Big Endian
64-Bit External Memory Interface (EMIF)
548-Pin Ball Grid Array (BGA) Package
(GNZ and ZNZ Suffixes), 1.0-mm Ball Pitch
•
•
•
0.13-µm/6-Level Cu Metal Process (CMOS)
3.3-V I/O, 1.2-V Internal (-500)
–
Glueless Interface to Asynchronous
Memories (SRAM and EPROM) and
Synchronous Memories (SDRAM, SBSRAM,
ZBT SRAM, and FIFO)
3.3-V I/O, 1.4-V Internal (A-500, A-600, -600,
-720)
•
1024M-Byte Total Addressable External
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this document.
Windows is a registered trademark of Microsoft Corporation.
I2C Bus is a trademark of Philips Electronics N.V..
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2002–2005, Texas Instruments Incorporated
5秒后页面跳转
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
意法半导体发布第四代SiC技术，助力电动汽车电驱
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
