5秒后页面跳转
TMS320V642AZDK5 PDF预览

TMS320V642AZDK5

更新时间: 2024-10-26 23:03:43
品牌 Logo 应用领域
德州仪器 - TI 微控制器和处理器外围集成电路数字信号处理器时钟
页数 文件大小 规格书
178页 1669K
描述
Video/Imaging Fixed-Point Digital Signal Processor

TMS320V642AZDK5 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:BGA
包装说明:23 X 23 MM, 0.80 MM PITCH, LEAD FREE, PLASTIC, BGA-548针数:548
Reach Compliance Code:unknownECCN代码:3A001.A.3
HTS代码:8542.31.00.01风险等级:5.84
Is Samacsys:N其他特性:ALSO REQUIRES 3.3V SUPPLY
地址总线宽度:23桶式移位器:NO
位大小:32边界扫描:YES
最大时钟频率:75.19 MHz外部数据总线宽度:64
格式:FIXED POINT内部总线架构:MULTIPLE
JESD-30 代码:S-PBGA-B548JESD-609代码:e1
长度:23 mm低功率模式:YES
湿度敏感等级:4端子数量:548
最高工作温度:90 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:FBGA
封装等效代码:BGA548,26X26,32封装形状:SQUARE
封装形式:GRID ARRAY, FINE PITCH峰值回流温度(摄氏度):260
电源:1.4,3.3 V认证状态:Not Qualified
RAM(字数):4096座面最大高度:2.8 mm
子类别:Digital Signal Processors最大供电电压:1.26 V
最小供电电压:1.14 V标称供电电压:1.2 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:23 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

TMS320V642AZDK5 数据手册

 浏览型号TMS320V642AZDK5的Datasheet PDF文件第2页浏览型号TMS320V642AZDK5的Datasheet PDF文件第3页浏览型号TMS320V642AZDK5的Datasheet PDF文件第4页浏览型号TMS320V642AZDK5的Datasheet PDF文件第5页浏览型号TMS320V642AZDK5的Datasheet PDF文件第6页浏览型号TMS320V642AZDK5的Datasheet PDF文件第7页 
TMS320DM642  
Video/Imaging Fixed-Point Digital Signal Processor  
www.ti.com  
SPRS200JJULY 2002REVISED AUGUST 2005  
1 TMS320DM642 Video/Imaging Fixed-Point Digital Signal Processor  
1.1 Features  
Memory Space  
High-Performance Digital Media Processor  
2-, 1.67-, 1.39-ns Instruction Cycle Time  
500-, 600-, 720-MHz Clock Rate  
Eight 32-Bit Instructions/Cycle  
4000, 4800, 5760 MIPS  
Enhanced Direct-Memory-Access (EDMA)  
Controller (64 Independent Channels)  
10/100 Mb/s Ethernet MAC (EMAC)  
IEEE 802.3 Compliant  
Media Independent Interface (MII)  
8 Independent Transmit (TX) Channels and  
1 Receive (RX) Channel  
Fully Software-Compatible With C64x™  
VelociTI.2™ Extensions to VelociTI™  
Advanced Very-Long-Instruction-Word (VLIW)  
TMS320C64x™ DSP Core  
Management Data Input/Output (MDIO)  
Three Configurable Video Ports  
Eight Highly Independent Functional Units  
With VelociTI.2™ Extensions:  
Providing a Glueless I/F to Common Video  
Decoder and Encoder Devices  
Six ALUs (32-/40-Bit), Each Supports  
Single 32-Bit, Dual 16-Bit, or Quad 8-Bit  
Arithmetic per Clock Cycle  
Supports Multiple Resolutions/Video Stds  
VCXO Interpolated Control Port (VIC)  
Supports Audio/Video Synchronization  
Two Multipliers Support Four 16 x 16-Bit  
Multiplies (32-Bit Results) per Clock  
Cycle or Eight 8 x 8-Bit Multiplies (16-Bit  
Results) per Clock Cycle  
Host-Port Interface (HPI) [32-/16-Bit]  
32-Bit/66-MHz, 3.3-V Peripheral Component  
Interconnect (PCI) Master/Slave Interface  
Conforms to PCI Specification 2.2  
Load-Store Architecture With Non-Aligned  
Support  
64 32-Bit General-Purpose Registers  
Instruction Packing Reduces Code Size  
All Instructions Conditional  
Multichannel Audio Serial Port (McASP)  
Eight Serial Data Pins  
Wide Variety of I2S and Similar Bit Stream  
Format  
Instruction Set Features  
Byte-Addressable (8-/16-/32-/64-Bit Data)  
8-Bit Overflow Protection  
Bit-Field Extract, Set, Clear  
Normalization, Saturation, Bit-Counting  
VelociTI.2™ Increased Orthogonality  
Integrated Digital Audio I/F Transmitter  
Supports S/PDIF, IEC60958-1, AES-3,  
CP-430 Formats  
Inter-Integrated Circuit (I2C Bus™)  
Two Multichannel Buffered Serial Ports  
Three 32-Bit General-Purpose Timers  
Sixteen General-Purpose I/O (GPIO) Pins  
Flexible PLL Clock Generator  
L1/L2 Memory Architecture  
128K-Bit (16K-Byte) L1P Program Cache  
(Direct Mapped)  
128K-Bit (16K-Byte) L1D Data Cache (2-Way  
Set-Associative)  
2M-Bit (256K-Byte) L2 Unified Mapped  
RAM/Cache (Flexible RAM/Cache  
Allocation)  
IEEE-1149.1 (JTAG) Boundary-  
Scan-Compatible  
548-Pin Ball Grid Array (BGA) Package  
(GDK and ZDK Suffixes), 0.8-mm Ball Pitch  
Endianess: Little Endian, Big Endian  
64-Bit External Memory Interface (EMIF)  
548-Pin Ball Grid Array (BGA) Package  
(GNZ and ZNZ Suffixes), 1.0-mm Ball Pitch  
0.13-µm/6-Level Cu Metal Process (CMOS)  
3.3-V I/O, 1.2-V Internal (-500)  
Glueless Interface to Asynchronous  
Memories (SRAM and EPROM) and  
Synchronous Memories (SDRAM, SBSRAM,  
ZBT SRAM, and FIFO)  
3.3-V I/O, 1.4-V Internal (A-500, A-600, -600,  
-720)  
1024M-Byte Total Addressable External  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this document.  
Windows is a registered trademark of Microsoft Corporation.  
I2C Bus is a trademark of Philips Electronics N.V..  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2002–2005, Texas Instruments Incorporated  

与TMS320V642AZDK5相关器件

型号 品牌 获取价格 描述 数据表
TMS320V642AZDK6 TI

获取价格

Video/Imaging Fixed-Point Digital Signal Processor
TMS320V642AZDK7 TI

获取价格

Video/Imaging Fixed-Point Digital Signal Processor
TMS320V642AZNZ5 TI

获取价格

Video/Imaging Fixed-Point Digital Signal Processor
TMS320V642AZNZ6 TI

获取价格

Video/Imaging Fixed-Point Digital Signal Processor
TMS320V642AZNZ7 TI

获取价格

Video/Imaging Fixed-Point Digital Signal Processor
TMS320VC203 ETC

获取价格

16-Bit Digital Signal Processor
TMS320VC203PZ40 ETC

获取价格

16-Bit Digital Signal Processor
TMS320VC203PZ57 ETC

获取价格

16-Bit Digital Signal Processor
TMS320VC203PZL40 TI

获取价格

16-BIT, 40.96MHz, OTHER DSP, PQFP100
TMS320VC203PZL57 TI

获取价格

16-BIT, 57.14MHz, OTHER DSP, PQFP100