TLV320DAC3100
www.ti.com
SLAS671A –FEBRUARY 2010–REVISED MAY 2012
Low-Power Stereo Audio DAC With Audio Processing
and Mono Class-D Speaker Amplifier
Check for Samples: TLV320DAC3100
1 INTRODUCTION
1.1 Features
1.2 Applications
1234
• Stereo Audio DAC with 95-dB SNR
•
•
•
Portable Audio Devices
Mobile Internet Devices
eBooks
• Supports 8-kHz to 192-kHz Sample Rates
• Mono Class-D BTL Speaker Driver (2.5 W Into
4-Ω or 1.6 W Into 8-Ω)
• Two Single-Ended Inputs With Mixing and
Output Level Control
1.3 Description
• Stereo Headphone/Lineout and Mono Class-D
Speaker Outputs Available
• Microphone Bias
The TLV320DAC3100 is
a
low-power, highly
integrated, high-performance stereo audio DAC with
24-bit stereo playback and digital audio processing
blocks.
• Headphone Detection
• 25 Built-in Digital Audio Processing Blocks
(PRB_P1 – PRB_P25) Providing Biquad and FIR
Filters, DRC, and 3-D Structures
• Digital Mixing Capability
• Pin Control or Register Control for Digital-
Playback Volume-Control Settings
The device integrates headphone drivers and
speaker drivers. The mono speaker driver can drive
loads down to 4 Ω. The TLV320DAC3100 has a suite
of built-in processing blocks for digital audio
processing. The digital audio data format is
programmable to work with popular audio standard
protocols (I2S, left/right-justified) in master, slave,
DSP, and TDM modes. Bass boost, treble, or EQ can
be supported by the programmable digital signal-
processing block. An on-chip PLL provides the high-
speed clock needed by the digital signal-processing
block. The volume level can be controlled either by
pin control or by register control. The audio functions
are controlled using the I2C serial bus.
• Digital Sine-Wave Generator for Beeps and Key
Clicks (PRB_P25)
• Programmable PLL for Flexible Clock
Generation
• I2S, Left-Justified, Right-Justified, DSP, and
TDM Audio Interfaces
• I2C™ Control With Register Auto-Increment
• Full Power-Down Control
• Power Supplies:
The TLV320DAC3100 has a programmable digital
sine-wave generator and is available in a 32-pin QFN
package.
– Analog: 2.7 V–3.6 V
– Digital Core: 1.65 V–1.95 V
– Digital I/O: 1.1 V–3.6 V
TEXT ADDED FOR ALIGNMENT
– Class-D: 2.7 V–5.5 V (SPKVDD ≥ AVDD)
• 5-mm × 5-mm 32-QFN Package
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
3
4
I2C is a trademark of NXP B.V.
MATLAB is a trademark of The MathWorks, Inc.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Products conform to
specifications per the terms of the Texas Instruments standard warranty. Production
processing does not necessarily include testing of all parameters.
Copyright © 2010–2012, Texas Instruments Incorporated