5秒后页面跳转
SY100H641AJC PDF预览

SY100H641AJC

更新时间: 2024-11-06 08:56:59
品牌 Logo 应用领域
麦瑞 - MICREL /
页数 文件大小 规格书
5页 125K
描述
SINGLE SUPPLY 1:9 PECL-TO-TTL

SY100H641AJC 数据手册

 浏览型号SY100H641AJC的Datasheet PDF文件第2页浏览型号SY100H641AJC的Datasheet PDF文件第3页浏览型号SY100H641AJC的Datasheet PDF文件第4页浏览型号SY100H641AJC的Datasheet PDF文件第5页 
ClockWorks™  
SY10H641A  
SY100H641A  
SINGLE SUPPLY 1:9  
PECL-TO-TTL  
SYNERGY  
SEMICONDUCTOR  
FEATURES  
DESCRIPTION  
Input frequencies up to 80MHz  
PECL-to-TTL version of popular ECLinPS E111  
Guaranteed low skew specification  
Latched input  
The SY10/100H641A are single supply, low skew  
translating 1:9 clock drivers. Devices in the Synergy H600  
translator series utilize the 28-lead PLCC for optimal  
power pinning, signal flow-through and electrical  
performance.  
Differential ECL internal design  
VBB output for single-ended operation  
Single +5V supply  
The devices feature a 24mA TTL output stage with  
AC performance specified into a 50pF load capacitance.  
A latch is provided on-chip. When LEN is LOW (or left  
open, in which case it is pulled LOW by the internal pull-  
downs), the latch is transparent. A HIGH on the enable  
pin (EN) forces all outputs LOW.  
Reset/enable  
Extra TTL and ECL power/ground pins  
The 10H version is compatible with MECL 10KH ECL  
logic levels. The 100H version is compatible with 100K  
levels.  
Choice of ECL compatibility: MECL 10KH (10Hxxx)  
or 100K (100Hxxx)  
ESD protection of 2000V  
Fully compatible with Motorola MC10H641/100H641  
Available in 28-pin PLCC package  
BLOCK DIAGRAM  
PIN CONFIGURATION  
TTL Outputs  
Q0  
Q1  
Q2  
25  
24 23 22 21 20 19  
G
T
26  
27  
28  
1
18  
17  
16  
15  
14  
13  
12  
V
BB  
Q
5
D
D
V
T
TOP VIEW  
PLCC  
Q
4
V
E
V
T
2
LEN  
Q
3
3
G
E
G
T
4
EN  
5
6
7
8
9
10 11  
Q3  
PECL Input  
D
D
Q
Q4  
Q5  
Q6  
Q7  
PIN NAMES  
D
VBB  
Pin  
GT  
Function  
LEN  
EN  
TTL Ground (0V)  
TTL VCC (+5.0V)  
ECL VCC (+5.0V)  
ECL Ground (0V)  
Signal Input (PECL)  
VT  
VE  
GE  
D, D  
VBB  
Q0 - Q8  
EN  
VBB Reference Output (PECL)  
Signal Outputs (TTL)  
Enable Input (PECL)  
Q8  
LEN  
Latch Enable Input (PECL)  
Rev.: D  
Amendment:/0  
© 1999 Micrel-Synergy  
Issue Date: February, 1999  
5-356  

与SY100H641AJC相关器件

型号 品牌 获取价格 描述 数据表
SY100H641AJCTR MICREL

获取价格

SINGLE SUPPLY 1:9 PECL-TO-TTL
SY100H641JC MICREL

获取价格

SINGLE SUPPLY 1:9 PECL-TO-TTL
SY100H641JC MICROCHIP

获取价格

Low Skew Clock Driver, 100H Series, 9 True Output(s), 0 Inverted Output(s), ECL, PQCC28, P
SY100H641JCTR MICREL

获取价格

SINGLE SUPPLY 1:9 PECL-TO-TTL
SY100H641JZ MICREL

获取价格

SINGLE SUPPLY 1:9 PECL-TO-TTL
SY100H641JZ MICROCHIP

获取价格

100H SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC28
SY100H641JZTR MICREL

获取价格

SINGLE SUPPLY 1:9 PECL-TO-TTL
SY100H641L MICREL

获取价格

3.3V SINGLE SUPPLY 1:9 PECL-TO-TTL
SY100H641LJC MICREL

获取价格

3.3V SINGLE SUPPLY 1:9 PECL-TO-TTL
SY100H641LJCTR MICREL

获取价格

3.3V SINGLE SUPPLY 1:9 PECL-TO-TTL