5秒后页面跳转
SY100EP196 PDF预览

SY100EP196

更新时间: 2024-11-25 14:53:51
品牌 Logo 应用领域
美国微芯 - MICROCHIP /
页数 文件大小 规格书
28页 1595K
描述
The SY100EP196V is a programmable delay line, varying the time a logic signal takes to traverse fr

SY100EP196 数据手册

 浏览型号SY100EP196的Datasheet PDF文件第2页浏览型号SY100EP196的Datasheet PDF文件第3页浏览型号SY100EP196的Datasheet PDF文件第4页浏览型号SY100EP196的Datasheet PDF文件第5页浏览型号SY100EP196的Datasheet PDF文件第6页浏览型号SY100EP196的Datasheet PDF文件第7页 
SY100EP196V  
3.3V/5V 2.5 GHz Programmable Delay Chip with Fine Tune Control  
Features  
General Description  
• Pin-for-Pin, Plug-In Compatible with the ON  
Semiconductor MC100EP196  
The SY100EP196V is a programmable delay line,  
varying the time a logic signal takes to traverse from IN  
to Q. This delay can vary from about 2.2 ns to about  
12.2 ns. The input can be PECL, LVPECL, NECL, or  
LVNECL.  
• Maximum Frequency >2.5 GHz  
• Programmable Range: 2.2 ns to 12.2 ns  
• 10 ps Increments  
The delay varies in discrete steps based on a control  
word presented to SY100EP196V. The 10-bit width of  
this latched control register allows for delay increments  
of approximately 10 ps. In addition, delay may be  
varied continuously in about a 30 ps range by setting  
the voltage at the FTUNE pin.  
• 30 ps Fine Tuning Range  
• PECL Mode Operating Range: VCC = 3.0V to  
5.5V with VEE = 0V  
• NECL Mode Operating Range: VCC = 0V with VEE  
= –3.0V to –5.5V  
• Open Input Default State  
• Safety Clamp on Inputs  
An eleventh control bit allows the cascading of multiple  
SY100EP196V devices, for a wider delay range. Each  
additional SY100EP196V effectively doubles the delay  
range available.  
• A Logic High on the /EN Pin will Force Q to Logic  
Low  
• D[0:10] can Accept Either ECL, CMOS, or TTL  
Inputs  
For maximum flexibility, the control register interface  
accepts CMOS or TTL level signals, as well as the input  
level at the IN and /IN pins.  
• VBB Output Reference Voltage  
• Available in a 32-Lead TQFP Package  
Package Type  
Applications  
SY100EP196V  
32-Pin TQFP  
(Top View)  
• Clock Deskewing  
• Timing Adjustment  
• Aperture Centering  
32 31 30 29 28 27 26 25  
VEE  
D8  
D9  
1
2
3
4
5
6
24  
23  
22  
21  
20  
19  
D0  
D10  
VCC  
Q
IN  
/IN  
VBB  
VEF  
VCF  
/Q  
VCC  
VCC  
FTUNE  
7
8
18  
17  
9 10 11 12 13 14 15 16  
2021 Microchip Technology Inc.  
DS20006520A-page 1  

与SY100EP196相关器件

型号 品牌 获取价格 描述 数据表
SY100EP196V MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY WITH FINE TUNE CONTROL
SY100EP196V_0607 MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY WITH FINE TUNE CONTROL
SY100EP196VTCTR MICROCHIP

获取价格

ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32, TQFP-32
SY100EP196VTG MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY WITH FINE TUNE CONTROL
SY100EP196VTG MICROCHIP

获取价格

ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32
SY100EP196VTGTR MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY WITH FINE TUNE CONTROL
SY100EP196VTG-TR MICROCHIP

获取价格

ACTIVE DELAY LINE, COMPLEMENTARY OUTPUT, PQFP32
SY100EP196VTI MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY WITH FINE TUNE CONTROL
SY100EP196VTITR MICREL

获取价格

3.3V/5V 2.5GHz PROGRAMMABLE DELAY WITH FINE TUNE CONTROL
SY100EP210 MICROCHIP

获取价格

The SY100EP210U is a high-speed, precision low skew 1-to-5 dual differential clock driver.